NDLI: Influence of phosphor configuration on thermal performance of high power white LED array

Content Provider	IEEE Xplore Digital Library
Author	Bohan Yan Jiun-Pyng You Tran, N.T. Shi, F.G.
Copyright Year	2013
Description	Author affiliation: Dept. of Chem. Eng. & Mater. Sci., Univ. of California, Irvine, Irvine, CA, USA (Bohan Yan; Jiun-Pyng You; Tran, N.T.; Shi, F.G.)
Abstract	Thermal management is of critical importance for high power white light-emitting diodes lamps in which blue chip array is combined with yellow phosphors. In this study, the thermal performance of a 100W white LED package on a heat sink with a CCT of 4500K under different phosphor configuration was investigated by a combination of the ray-tracing simulation and computational fluid dynamics simulation. Key simulation results were verified by experiment at first. The simulation results show that the maximum temperature of the model always exists in the phosphor layer. As phosphors are moved away from the LED chips, the maximum temperature of phosphors increases from 120.4°C (200-μm thick conformal phosphor coating) to 160.6°C (in-cup phosphor), and even to 203°C (200-μm thick remote phosphor). It coincides with an analysis of the thermal resistance network of the model, which shows that the major dissipation path for heat generated in the phosphor layer is through the (encapsulant) chips, substrate, heat sink into the air. Among all studied phosphor configurations, the highest junction temperature is 98.3°C, and exists in the model with conformal phosphor coating. It is due to severe absorption of back scattered light by LED chips with phosphor coating.
Sponsorship	IEEE Orange County Sect. CPMT Chapt.
Starting Page	274
Ending Page	289
File Size	2481594
Page Count	16
File Format	PDF
ISBN	9781467360937
ISSN	15505723
e-ISBN	9781467360920
e-ISBN	9781467360913
DOI	10.1109/ISAPM.2013.6510411
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-02-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Heating Phosphors Lead Heat sinks Junctions Materials Abstracts phosphor temperature high power white LED array phosphor configuration thermal performance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Influence of the heat sink orientation and fins arrangement on the thermal behavior of high power LED

On the Color Stability of Phosphor-Converted White LEDs Under DC, PWM, and Bilevel Drive

Thermal design for high power arrayed LED heat-dissipating system

High Power LED Thermal and Stress Simulation on Copper Slug

The simulation analysis of LED luminaires for indoor lighting

Junction temperature measurement to optimize thermal design of LED arrays

Thermal performance of smart heat sinks for cooling high power LED modules

Thermal simulation and optimization of high-power white LED lamps

high power LED heat dissipation simulation analysis via heat sink fin variation

Influence of phosphor configuration on thermal performance of high power white LED array

Similar Documents

Influence of the heat sink orientation and fins arrangement on the thermal behavior of high power LED

On the Color Stability of Phosphor-Converted White LEDs Under DC, PWM, and Bilevel Drive

Thermal design for high power arrayed LED heat-dissipating system

High Power LED Thermal and Stress Simulation on Copper Slug

The simulation analysis of LED luminaires for indoor lighting

Junction temperature measurement to optimize thermal design of LED arrays

Thermal performance of smart heat sinks for cooling high power LED modules

Thermal simulation and optimization of high-power white LED lamps

high power LED heat dissipation simulation analysis via heat sink fin variation

Influence of phosphor configuration on thermal performance of high power white LED array