NDLI: Hierarchical physical design system

Content Provider	IEEE Xplore Digital Library
Author	Schulz, U.
Copyright Year	1989
Description	Author affiliation: IBM Lab., Boeblingen, West Germany (Schulz, U.)
Abstract	The physical design system aims at high density and short turnaround time. Hierarchical methods divide the entire design logically into chips, and chips into partitions of manageable sizes. As the chips are placed on a chip carrier, the wire lengths of all chip interconnections are kept to a minimum. In parallel, chip I/Os are assigned to reflect routing on the chip carrier. This preassignment of chip-I/Os takes into account when partitions are placed on the chip. The partitions and their circuits are placed on the chip on a periodic array of sites, as is done for gate arrays, but, as for custom chips, with the highest possible density. All partitions contain not only the circuitry and internal wiring but also all connections that enter, leave, and cross the partitions and are part of the final chip. Once the partitions are designed and processed individually, they interconnect at the partition boundaries without any extra space by means of interconnect points. Floorplanning in conjunction with partitioning assigns the required amount of space for circuits and wires and places the partitions on chip. Detailed placement, which is controlled by partitioning, also guarantees optimal placement of circuits involved in communicating with the different partitions. Parallel processing (wiring/checking) is in any case possible.<>
File Size	523723
File Format	PDF
ISBN	0818619406
DOI	10.1109/CMPEUR.1989.93474
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-05-08
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit interconnections Very large scale integration Wire Routing Wiring Design methodology Timing Logic design Chip scale packaging Laboratories
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in