NDLI: Efficient implementation of the two dimensional discrete cosine transform for image coding applications on the DSP96002 processor

Content Provider	IEEE Xplore Digital Library
Author	Ramaswamy, S.V. Miller, G.D.
Copyright Year	1993
Description	Author affiliation: Dept. of Electr. Eng., Northern Illinois Univ., DeKalb, IL, USA (Ramaswamy, S.V.; Miller, G.D.)
Abstract	This paper describes the efficient implementation of the 2D DCT for image coding on the DSP96002 processor. The DSP96002 is a general purpose, dual-bus IEEE floating point digital signal processor. Utilizing the DSP96002's inherent parallel processing capabilities, the execution of a 8/spl times/8 fast 2D DCT takes 133 microseconds. The recently proposed 2D and 1D fast DCT algorithms are employed in this implementation. Transform coefficient zigzag ordering, used in the image coding process, executes in less than 28 microseconds. The fast DSP96002 routines, incorporated within this implementation, can be applied in a number of image coding applications such as video and still image coding as well as the newer JPEG still image and MPEG video standards.<>
Starting Page	96
Ending Page	99
File Size	345391
Page Count	4
File Format	PDF
ISBN	0780317602
DOI	10.1109/MWSCAS.1993.343057
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-08-16
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Discrete cosine transforms Image coding Signal processing algorithms Video compression Digital signal processing chips Transform coding Discrete transforms Digital signal processors Video signal processing Speech processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient implementation of MPEG video codec using dual processors

High efficient two dimensional multi-level discrete wavelet transform algorithm for DM642 signal processor

Implementation of fast cosine transform on the Motorola DSP 96002 digital signal processor

Memory access reduction method for efficient implementation of fast cosine transform Pruning on DSP

Memory access reduction method for efficient implementation of vector-radix 2D fast cosine transform pruning on DSP

Performance evaluation of motion estimation algorithms for digital signal processors

A two-dimensional fast cosine transform

Efficient FFT implementation on an IEEE floating-point digital signal processor

Enhancement of Facsimile with Advanced Digital Signal Processors

Efficient implementation of the two dimensional discrete cosine transform for image coding applications on the DSP96002 processor

Similar Documents

Efficient implementation of MPEG video codec using dual processors

High efficient two dimensional multi-level discrete wavelet transform algorithm for DM642 signal processor

Implementation of fast cosine transform on the Motorola DSP 96002 digital signal processor

Memory access reduction method for efficient implementation of fast cosine transform Pruning on DSP

Memory access reduction method for efficient implementation of vector-radix 2D fast cosine transform pruning on DSP

Performance evaluation of motion estimation algorithms for digital signal processors

A two-dimensional fast cosine transform

Efficient FFT implementation on an IEEE floating-point digital signal processor

Enhancement of Facsimile with Advanced Digital Signal Processors

Efficient implementation of the two dimensional discrete cosine transform for image coding applications on the DSP96002 processor