NDLI: Memory access reduction method for efficient implementation of vector-radix 2D fast cosine transform pruning on DSP

Content Provider	IEEE Xplore Digital Library
Author	Xiangyang Liu Yuke Wang
Copyright Year	2010
Description	Author affiliation: Department of Computer Science University of Texas at Dallas Richardson, TX 75080, USA (Xiangyang Liu; Yuke Wang)
Abstract	In this paper, we propose a novel memory access reduction method to minimize the memory accesses due to weighting factors (cosine coefficients in the computation diagram of vector-radix 2D FCT pruning) and input points for implementing vector-radix 2D FCT pruning on DSP processors. The proposed method reduces the number of memory accesses in two steps: 1) Reduce the number of weighting factors and 2) Combine butterflies at two stages in vector-radix 2D FCT pruning diagram to form an efficient butterfly structure in one stage and calculate them. The proposed method is applied to implement vector-radix 2D FCT pruning on TI TMSC320C64x DSP. Experimental results show that the proposed method can achieve average of 47.2% memory access reduction, average of 58.2% clock cycle reduction and average of 20% memory space saving for weighting factors to compute vector-radix 2D fast cosine transform pruning on DSP comparing with the conventional implementation.
Starting Page	68
Ending Page	72
File Size	1541667
Page Count	5
File Format	PDF
ISBN	9781424458547
e-ISBN	9781424458530
DOI	10.1109/SECON.2010.5453919
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital signal processing Discrete cosine transforms Signal processing algorithms Digital signal processing chips Hardware Clocks Digital signal processors Karhunen-Loeve transforms Signal processing Application specific integrated circuits memory access Digital signal processor (DSP) Discrete cosine transform (DCT)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Memory access reduction method for efficient implementation of fast cosine transform Pruning on DSP

Fast And Accurate Computation Of The Discrete Cosine Transform Using TMS320C50 DSP

Efficient FFT implementation on an IEEE floating-point digital signal processor

Fast algorithm and implementation of 2-D discrete cosine transform

Implementation of fast cosine transform on the Motorola DSP 96002 digital signal processor

Hardware implementation of discrete cosine transform

Pruning the two-dimensional fast cosine transform.

Vector-radix DCT/IDCT implementation for MPEG DSP

A fast algorithm for the discrete sine transform implemented by the fast cosine transform

Memory access reduction method for efficient implementation of vector-radix 2D fast cosine transform pruning on DSP

Similar Documents

Memory access reduction method for efficient implementation of fast cosine transform Pruning on DSP

Fast And Accurate Computation Of The Discrete Cosine Transform Using TMS320C50 DSP

Efficient FFT implementation on an IEEE floating-point digital signal processor

Fast algorithm and implementation of 2-D discrete cosine transform

Implementation of fast cosine transform on the Motorola DSP 96002 digital signal processor

Hardware implementation of discrete cosine transform

Pruning the two-dimensional fast cosine transform.

Vector-radix DCT/IDCT implementation for MPEG DSP

A fast algorithm for the discrete sine transform implemented by the fast cosine transform

Memory access reduction method for efficient implementation of vector-radix 2D fast cosine transform pruning on DSP