NDLI: Low cost ANN system based on TDM approach

Content Provider	IEEE Xplore Digital Library
Author	Young, D. Lee Ming Cheng
Copyright Year	1993
Description	Author affiliation: Dept. of Electron. Eng., City Polytech. of Hong Kong, Kowloon, Hong Kong (Young, D.; Lee Ming Cheng)
Abstract	A general purpose low cost hardware ANN system has been built. The hardware is based on MD1220 neural bit slice and PC/AT is used as the host computer for testing. Each MD1220 contains 8 binary neurons. In order to improve its connectivity and flexibility, time division multiplexing (TDM) is used. This approach can allow network reconfiguration for different architectures by simply changing the firmware instead of modifying the hardware. Here, back propagation learning paradigm is selected for evaluating the system and a primitive OCR application was designed to test its functionality and feasibility. The results of this work are reported which indicate the implementation of neural network architectures using a conventional computer such as in the assembly code of 80286 may require 24 times more clock cycle than MD1220 assuming that the same clock (20 MHz) is used. Further analysis also indicates that the TDM approach will be a low cost and effective way of implementing the hardware ANN system. This is especially important for embedded controller application.<>
Starting Page	1185
Ending Page	1188
File Size	358783
Page Count	4
File Format	PDF
ISBN	0780317602
DOI	10.1109/MWSCAS.1993.343305
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-08-16
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Time division multiplexing Artificial neural networks Computer architecture Clocks Testing Neurons Microprogramming Neural network hardware Optical character recognition software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

OCR-based chassis-number recognition using artificial neural networks

A WDM-Ethernet hybrid passive optical network architecture

Application of the ANNA neural network chip to high-speed character recognition

Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation

Hardware cost and capacity analysis of future TDM- and WDM-PON access networks

High performance and low latency mapping for neural network into network on chip architecture

A Low-Cost Fault-Tolerant Approach for Hardware Implementation of Artificial Neural Networks

Classification of Handwritten Characters by their Symmetry Features

Hardware realisation of artificial neural network with application to information coding

Low cost ANN system based on TDM approach

Similar Documents

OCR-based chassis-number recognition using artificial neural networks

A WDM-Ethernet hybrid passive optical network architecture

Application of the ANNA neural network chip to high-speed character recognition

Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation

Hardware cost and capacity analysis of future TDM- and WDM-PON access networks

High performance and low latency mapping for neural network into network on chip architecture

A Low-Cost Fault-Tolerant Approach for Hardware Implementation of Artificial Neural Networks

Classification of Handwritten Characters by their Symmetry Features

Hardware realisation of artificial neural network with application to information coding

Low cost ANN system based on TDM approach