NDLI: Energy-efficient resonant BFSK MICS transmitter with fast-settling dual-loop adaptive frequency locking

Content Provider	IEEE Xplore Digital Library
Author	Maier, C. Tuan-Vu Cao Wisland, D. Lande, T.S. Cauwenberghs, G.
Copyright Year	2011
Description	Author affiliation: Department of Informatics, University of Oslo, NO-0316, Norway (Tuan-Vu Cao; Wisland, D.; Lande, T.S.) \|\| Department of Bioengineering and Institute for Neural Computation, University of California San Diego, La Jolla 92093, USA (Maier, C.; Cauwenberghs, G.)
Abstract	A digitally controlled resonant tank oscillator with loop antenna radiating inductor offers high energy efficiency in BFSK transmission, however suffers from frequency drift. Here we present a fast-settling adaptive digital architecture for dual-loop frequency locking of a BFSK transmitter. The method uses interleaved frequency-locked loops (FLL) that allow fast and energy-efficient direct digitally controlled oscillator (DCO) frequency modulation at a data rate exceeding the settling time of the frequency adaptation, while maintaining frequency regulation. The fully digital FLL architecture retains the dual-loop adapted states between transmission bursts, allowing for energy-efficient low duty cycle transmissions with minimal or no settling transient at the beginning of a transmission burst. Analysis and simulation results are presented of the architecture operating in the 402–405MHz MICS band for biomedical applications, indicating locking at 130 kHz frequency resolution at 115 µs settling for 125 kbps BFSK telemetry.
Starting Page	2601
Ending Page	2604
File Size	1266350
Page Count	4
File Format	PDF
ISBN	9781424494736
ISSN	02714302
e-ISBN	9781424494743
e-ISBN	9781424494729
DOI	10.1109/ISCAS.2011.5938137
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-15
Publisher Place	Brazil
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency locked loops Transmitters Frequency shift keying Frequency control Registers Time frequency analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in