NDLI: A compact adaptive equalizer IC for HIPERLAN system

Content Provider	IEEE Xplore Digital Library
Author	Jinn-Shyan Wang Pei-Lung Lin Wern-Ho Sheen Duo Sheng Yu-Ming Huang
Copyright Year	2000
Description	Author affiliation: Inst. of Electr. Eng., Nat. Chung Cheng Univ., Chia-Yi, Taiwan (Jinn-Shyan Wang)
Abstract	The design of a compact high-symbol-rate adaptive equalizer IC for the receiver of a high-speed local area network that meets the ETSI HIPERLAN standard is presented in this paper. Although the HIPERLAN defines a slowly time-varying multi-path fading-channel system, the Inter-Symbol Interference (ISI) problem is still very severe since its data rate is up to 23.5 Mbps. An Adaptive Decision Feedback Equalizer (ADFE) is selected to overcome this problem, however, the FIR filters of the ADFE require high hardware cost for complex-number computation. In this work, we select the sequential architecture to reduce the hardware cost. The penalty of adopting the sequential architecture is that several internal clocks with a much higher operating frequency (235 MHz) and the corresponding high-speed components are required. In order to generate internal clocks, we embed an All Digital Phase-Locked Loop (ADPLL) in this chip. Meanwhile, the design of high speed multipliers and adders are achieved based on the combination of PTL, CPL, and CPL-TG CMOS logic circuits. Finally, our ADFE chip is designed in a 3.3 V 0.35 /spl mu/m CMOS technology with only 3/spl times/2.8-mm/sup 2/ core area and 1 W power dissipation.
Starting Page	265
Ending Page	268
File Size	428372
Page Count	4
File Format	PDF
ISBN	0780354826
DOI	10.1109/ISCAS.2000.856312
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-05-28
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Adaptive equalizers Hardware Computer architecture Clocks CMOS technology High speed integrated circuits Local area networks Telecommunication standards Time varying systems Interference
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in