NDLI: Two-step quantization architectures for multibit /spl Delta//spl Sigma/-modulators

Content Provider	IEEE Xplore Digital Library
Author	Lindfors, S. Halonen, K.
Copyright Year	2000
Description	Author affiliation: Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, Finland (Lindfors, S.)
Abstract	The implementation of the internal A/D-converter in a /spl Delta//spl Sigma/-modulator can be simplified by utilizing two-step quantization, which makes the internal quantization feasible with much higher resolution than with conventional solutions. The A/D-conversion is divided into two time steps which significantly reduces the circuit complexity when compared to flash type conversion. The loop stability is sustained by feeding back a coarse result obtained during the first time step. The second step yielding a finer resolution is interleaved with the next sample so that the resolution improvement is achieved without sacrificing the speed. It is shown, with a linearized model, that the order of the noise shaping is increased by one with respect to the coarse quantization error made during the first step. For a high oversampling ratio the coarse quantization error made in the first step is easily suppressed to an insignificant level due to the one order higher noise shaping. Depending on the partitioning of the bits between the conversion steps the coarse error will dominate below a certain oversampling ratio. However, it is shown that the technique can be extended to more than one order higher noise shaping making it usefull for low oversampling ratios as well.
Starting Page	25
Ending Page	28
File Size	375446
Page Count	4
File Format	PDF
ISBN	0780354826
DOI	10.1109/ISCAS.2000.856249
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-05-28
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Quantization Noise shaping Circuit stability Linearity Signal resolution Energy consumption Feedback Electronic circuits Laboratories Complexity theory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Two-step quantization in multibit /spl Delta//spl Sigma/ modulators

Two-step quantization in multibit /spl Delta//spl Sigma/-modulators

Functionality of quantization noise in sigma-delta modulators

Noise-reducing loop in multi-bit /spl Sigma/-/spl Delta/ modulators

Architectures for high-order multibit Sigma delta modulators

Linearity enhancement of multibit /spl Delta//spl Sigma/ modulators using pseudo data-weighted averaging

Multistage bandpass delta sigma modulators

New dual-quantization multibit sigma-delta modulators with digital noise-shaping

Analysis of clock jitter error in multibit continuous-time /spl Sigma//spl Delta/ modulators with NRZ feedback waveform

Two-step quantization architectures for multibit /spl Delta//spl Sigma/-modulators

Similar Documents

Two-step quantization in multibit /spl Delta//spl Sigma/ modulators

Two-step quantization in multibit /spl Delta//spl Sigma/-modulators

Functionality of quantization noise in sigma-delta modulators

Noise-reducing loop in multi-bit /spl Sigma/-/spl Delta/ modulators

Architectures for high-order multibit Sigma delta modulators

Linearity enhancement of multibit /spl Delta//spl Sigma/ modulators using pseudo data-weighted averaging

Multistage bandpass delta sigma modulators

New dual-quantization multibit sigma-delta modulators with digital noise-shaping

Analysis of clock jitter error in multibit continuous-time /spl Sigma//spl Delta/ modulators with NRZ feedback waveform

Two-step quantization architectures for multibit /spl Delta//spl Sigma/-modulators