NDLI: A Kind VLSI Design of Vector Quantization Algorithm for Image Compression

Content Provider	IEEE Xplore Digital Library
Author	Xiang Wang Wanli Pei Wei Lei Xuemei Yu Ikdong Kim Wolf, W.
Copyright Year	2007
Description	Author affiliation: Beihang Univ., Beijing (Xiang Wang; Wanli Pei; Wei Lei; Xuemei Yu)
Abstract	The VLSI architecture is simulated and verified on a FPGA device successfully. The design is described at RTL level using Verilog HDL. Based on Altera Cyclone device EP1C12Q240C8, synthesis and post-simulation are conducted with Quartus II 4.2 and Modelsim SE Plus 5.8b. For the synthesized device 38% of the logic resource and 20% of the memory is used. The maximum clock frequency is 100.52 MHz. A new fast search algorithm for VQ which is appropriate for hardware implementation is proposed in this paper. In the new search algorithm, the codebook and the input image vectors are classified into three groups: horizontal (H), vertical (V) and even (E). The algorithm is simulated functionally and verified on FPGA. Verification result indicates that the new searching algorithm is more effective for hardware implementation and has higher speed. When the frequency is 50 MHz, the device can compress a 512times512 grayscale still image in 10 ms. The compression ratio is 16:1 and the quality of the reconstructed image is high. Furthermore, with some modification the encoding system can easily handle real-time video even color images.
Starting Page	299
Ending Page	303
File Size	623940
Page Count	5
File Format	PDF
ISBN	9789531841160
ISSN	18455921
DOI	10.1109/ISPA.2007.4383709
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-27
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Fac. of Elec. Eng. & Computing, Univ of Zagreb, Croatia
Subject Keyword	Very large scale integration Algorithm design and analysis Vector quantization Image coding Field programmable gate arrays Hardware design languages Frequency Cyclones Logic devices Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in