NDLI: Integrated device and circuit simulation of "dual carrier field effect transistor" and "three dimensional field effect transistor" with effective channel length of 5-20nm and their ASIC and SOC

Content Provider	IEEE Xplore Digital Library
Author	Huang, C. Yang, Y.H. Huang, D.H.
Copyright Year	2005
Description	Author affiliation: China Aerosp. Corp., Beijing (Huang, C.; Yang, Y.H.)
Abstract	The concept of "dual carrier field effect transistor" (DCFET) and "three dimensional field effect transistor" (3DFET) and their circuits was established by the authors in 1999. A patent was awarded by the Chinese Patent Office in April 2004. This family of devices and integrated circuits can be fabricated by semiconductor processes compatible with that of CMOS and BJT, yet the effective channel length of these devices can be designed to be 5-20nm, even when fabricated with lithographic techniques for the 90, 65, 45, 32 and 22nm nodes. During 2000-2004, thirteen papers related to the development work of these devices and circuits had been presented as stated in C. Huang et al. (2000). In this paper we present the "integrated device and circuit simulation" of DCFET, 3DFET and their circuits with effective channel length of 5-20nm. An accompanied paper entitled "Device simulation and fabrication of MESA SOI N channel vertical dual carrier field effect transistor with effective channel length of 30 nm for switching ASIC and SOC" by R. Yang et al. for the simulation and fabrication of SOI VDCFET with effective channel length of 30nm is submitted to this conference
Starting Page	1140
Ending Page	1144
File Size	328128
Page Count	5
File Format	PDF
ISBN	0780392108
DOI	10.1109/ICASIC.2005.1611508
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-10-24
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FETs Circuit simulation Application specific integrated circuits Microwave devices Coupling circuits Logic circuits Switching circuits Ring oscillators Radio frequency Voltage
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in