NDLI: Average Small-Signal Modelling of the Power Stage of Power Factor Correctors with a Fast Output-Voltage Feedback Loop

Content Provider	IEEE Xplore Digital Library
Author	Sebastian, J. Lamar, D.G. Hernando, M.M. Rodriguez, M. Fernandez, A.
Copyright Year	2009
Description	Author affiliation: Universidad de Oviedo. Grupo de Sistemas Electrónicos de Alimentación (SEA), Edificio Departamental no 3. Campus Universitario de Viesques. 33204 Gijón. SPAIN. sebas@uniovi.es (Sebastian, J.) \|\| Universidad de Oviedo. Grupo de Sistemas Electrónicos de Alimentación (SEA), Edificio Departamental no 3. Campus Universitario de Viesques. 33204 Gijón. SPAIN (Lamar, D.G.; Hernando, M.M.; Rodriguez, M.; Fernandez, A.)
Abstract	If a Power Factor Corrector (PFC) is designed with a fast output-voltage feedback loop, both the steady-state and the dynamic behaviour of this PFC vary in comparison with that obtained when its output-voltage feedback is slow. This is a consequence of the voltage ripple that appears on the control signal, which modifies the converter operation. This voltage ripple is quantified by defining two parameters: its relative module, k, and its phase angle, ¿L. These two parameters have been taken into account in this paper to develop a new average small-signal model of the power stage of PFCs. The model corresponds to a first-order system and is similar to the very well-known model obtained for PFCs with a slow output-voltage feedback loop. The main difference between the two models, however, is that the one corresponding to the PFC with a fast output-voltage feedback loop depends on the aforementioned parameters, k and ¿L, which in turn depend on the gain of the error amplifier at twice the line frequency. This is not a common situation: the power stage model depends on the behaviour of the error amplifier (the regulator) at a specific frequency (at twice the line frequency). Both the control and the line-to-output transfer functions and the open-loop output impedance of the PFC can be easily deduced from the new model thus obtained. All of these functions coincide with the well-known model corresponding to the case of a slow output-voltage feedback loop when the control signal ripple disappears (i.e., k=0).
Starting Page	998
Ending Page	1004
File Size	548111
Page Count	7
File Format	PDF
ISBN	9781424428113
ISSN	10482334
DOI	10.1109/APEC.2009.4802784
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-02-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reactive power Feedback loop Power system modeling Frequency Open loop systems Steady-state Output feedback Voltage control Power amplifiers Regulators
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Steady-State Analysis of Power Factor Correctors with a Fast Output-Voltage Feedback Loop

Steady-State Analysis and Modeling of Power Factor Correctors With Appreciable Voltage Ripple in the Output-Voltage Feedback Loop to Achieve Fast Transient Response

Study of the Power Factor Correctors with fast output-voltage feedback loop

Average small-signal analysis of power factor correctors controlled by conduction angle

Stability of the fast voltage control loop in power factor correctors

A new family of single-stage isolated power-factor correctors with fast regulation of the output voltage.

Steady-state and dynamic properties of boost-power-stage converter in photovoltaic applications

Single-switch fast-response switching regulators with unity power factor

A subharmonic stability of power factor correctors with dual-loop control system

Average Small-Signal Modelling of the Power Stage of Power Factor Correctors with a Fast Output-Voltage Feedback Loop

Similar Documents

Steady-State Analysis of Power Factor Correctors with a Fast Output-Voltage Feedback Loop

Steady-State Analysis and Modeling of Power Factor Correctors With Appreciable Voltage Ripple in the Output-Voltage Feedback Loop to Achieve Fast Transient Response

Study of the Power Factor Correctors with fast output-voltage feedback loop

Average small-signal analysis of power factor correctors controlled by conduction angle

Stability of the fast voltage control loop in power factor correctors

A new family of single-stage isolated power-factor correctors with fast regulation of the output voltage.

Steady-state and dynamic properties of boost-power-stage converter in photovoltaic applications

Single-switch fast-response switching regulators with unity power factor

A subharmonic stability of power factor correctors with dual-loop control system

Average Small-Signal Modelling of the Power Stage of Power Factor Correctors with a Fast Output-Voltage Feedback Loop