NDLI: Frequency-Division Bidirectional Communication Over Chip-to-Chip Channels

Content Provider	IEEE Xplore Digital Library
Author	Bichan, M. Hossain, M. Carusone, A.C.
Copyright Year	1999
Abstract	Frequency division multiple access is applied to bidirectional communication over chip-to-chip links. Frequency division is implemented by dividing the spectrum into low-frequency (dc) and high-frequency (ac) bands using a simple LC filter. The nonidealities that this filter introduces are compensated for with a transmitter/receiver pair that can recover signals in both bands. The receiver uses a dual-path topology that includes hysteresis to recover data from a signal with no dc content. The transmitter is a 6-tap (FIR) pre-emphasis equalizer with variable tap spacing. In simulation, the transmitter and receiver simultaneously communicate error-free at 8 Gb/s over the ac channel and at 500 Mb/s over the dc channel. Measurements shows that the ac and dc signals can be individually recovered and that the two signals occupy distinct frequency bands.
Sponsorship	IEEE Components, Packaging, and Manufacturing Technology Society IEEE Components, Packaging and Manufacturing Technology Society
Starting Page	298
Ending Page	305
Page Count	8
File Size	1887631
File Format	PDF
ISSN	15213323
Volume Number	32
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Bidirectional control Equalizers Finite impulse response filter Frequency division multiaccess Bandwidth Radio transmitters Hysteresis CMOS digital integrated circuits Microstrip Transceivers transceivers Complementary metal–oxide–semiconductor (CMOS) integrated circuits digital communication equalizers frequency division multiaccess hysteresis microstrip multichip modules pulse shaping circuits
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pulse shaping and clock data recovery for multi-gigabit standard compliant 60 GHz digital radio

Pulse shaping and clock data recovery for multi-gigabit standard compliant 60 GHz digital radio

ASIC and DSP implementation of channel filter for 3G wireless TDD system

A Crest Factor Reduction Technique for W-CDMA Polar Transmitters

A Low-Power CMOS Digital Transmitter for IEEE 802.15.4a Applications

A low-power CMOS digital transmitter for IEEE 802.15.4a applications

A 0.18μm CMOS fully integrated RFDAC and VGA for WCDMA transmitters

Cramer-Rao bounds and methods for knowledge based estimation of multiple FIR channels

A single-chip 8-band CMOS transceiver for W-CDMA(HSPA) / GSM(GPRS) / EDGE with digital interface

Frequency-Division Bidirectional Communication Over Chip-to-Chip Channels

Similar Documents

Pulse shaping and clock data recovery for multi-gigabit standard compliant 60 GHz digital radio

Pulse shaping and clock data recovery for multi-gigabit standard compliant 60 GHz digital radio

ASIC and DSP implementation of channel filter for 3G wireless TDD system

A Crest Factor Reduction Technique for W-CDMA Polar Transmitters

A Low-Power CMOS Digital Transmitter for IEEE 802.15.4a Applications

A low-power CMOS digital transmitter for IEEE 802.15.4a applications

A 0.18μm CMOS fully integrated RFDAC and VGA for WCDMA transmitters

Cramer-Rao bounds and methods for knowledge based estimation of multiple FIR channels

A single-chip 8-band CMOS transceiver for W-CDMA(HSPA) / GSM(GPRS) / EDGE with digital interface

Frequency-Division Bidirectional Communication Over Chip-to-Chip Channels