NDLI: A physically-based MOS transistor avalanche breakdown model

Content Provider	IEEE Xplore Digital Library
Author	Hei Wong
Copyright Year	1963
Abstract	A physically based breakdown model for MOSFET's is presented to rectify the unexplained experimental breakdown behaviors. The drain avalanche breakdown in the MOS transistor can be caused by either infinite multiplication (MI) or finite multiplication with positive feedback of the substrate current (MF) due to the impact ionization in the pinch-off region. The breakdown voltages of these two modes of breakdown have different dependencies on the biasing conditions and device parameters. For MI mode of breakdown, the breakdown voltage increases slowly with the gate voltage and can be approximated by the drain saturation voltage plus a constant offset. For MF mode of breakdown, the breakdown voltage decreases as the drain saturation current becomes larger. The calculated breakdown characteristics agree well with the measured ones for devices with effective channel length in the range of 0.44/spl sim/10 /spl mu/m.
Sponsorship	IEEE Electron Devices Society
Starting Page	2197
Ending Page	2202
Page Count	6
File Size	593533
File Format	PDF
ISSN	00189383
Volume Number	42
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFETs Avalanche breakdown Electric breakdown Breakdown voltage Impact ionization Semiconductor process modeling Circuits Feedback Length measurement Very large scale integration
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the Limitations of Silicon for I-MOS Integration

A novel transistor model for simulating avalanche-breakdown effects in Si bipolar circuits

Safety drain voltage avoiding avalanche breakdown in MOSFET

MOS small-signal conductances in the weak avalanche multiplication region

Short-channel MOSFETs in the punchthrough current mode

A new five-parameter MOS transistor mismatch model

Hot-electron induced excess carriers in MOSFET's

Avalanche-induced drain-source breakdown in silicon-on-insulator n-MOSFETs

Trench capacitor leakage in high-density DRAM's

A physically-based MOS transistor avalanche breakdown model

Similar Documents

On the Limitations of Silicon for I-MOS Integration

A novel transistor model for simulating avalanche-breakdown effects in Si bipolar circuits

Safety drain voltage avoiding avalanche breakdown in MOSFET

MOS small-signal conductances in the weak avalanche multiplication region

Short-channel MOSFETs in the punchthrough current mode

A new five-parameter MOS transistor mismatch model

Hot-electron induced excess carriers in MOSFET's

Avalanche-induced drain-source breakdown in silicon-on-insulator n-MOSFETs

Trench capacitor leakage in high-density DRAM's

A physically-based MOS transistor avalanche breakdown model