NDLI: Hi-MNOS II Technology for a 64-kbit Byte-Erasable 5-V-Only EEPROM

Content Provider	IEEE Xplore Digital Library
Author	Yatsuda, Y. Nabetani, S. Uchida, K. Minami, S. Terasawa, M. Hagiwara, T. Katto, H. Yasui, T.
Copyright Year	1966
Description	Improved high-performance MNOS (HiMNOS II) technology has been developed for application to a byte-erasable 5-V only 64-kbit EEPROM. A minimum feature size of 2 /spl mu/m and scaling theory implementation for the MNOS device have led to the realization of a small cell size of 180/spl mu/m2, a low programming voltage of 16 V, and a high packing density of 64 kbits. The high-voltage structure of the MNOS device, as well as the high-voltage circuit technology, has been developed to eliminate dc programming current in the memory array and the high-voltage switching circuits for the use of on-chip generated programming voltage. This voltage is regulated with an accuracy of /spl plusmn/1 V by using a Zener diode formed in a p-type well. Moreover, in order to accomplish reliable byte erasing, high-voltage switching circuits and their control logic have been carefully designed so as to eliminate the possibility of erroneous writing or erasing due to a timing skew of the high-voltage application to the memory cells. The obtained 64K EEPROM chip shows such superior characteristics as a fast access time of 150 ns, low power dissipation of 55 mA, high-speed write and erase times of less than 1 ms, and high endurance of less than 1-percent failure after 10/sup 4/ write/erase cycles.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	144
Ending Page	151
Page Count	8
File Size	1256507
File Format	PDF
ISSN	00189200
Volume Number	20
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1985-02-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	EPROM Switching circuits Low voltage Programmable logic arrays DC generators Light emitting diodes Logic design Logic programming Logic circuits Writing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hi-MNOS II technology for a 64-kbit byte-erasable 5-V-only EEPROM

Fabrication and characterization of a new EEPROM cell with spacer select transistor

A 16 kbit smart 5 V-only EEPROM with redundancy

Novel Single Polysilicon EEPROM Cell With Dual Work Function Floating Gate

Characteristics of n-Channel MOSFETs With Tailored Source/Drain Extension for Mask ROM and EEPROM Applications

A 16 kbit electrically erasable PROM using n-channel Si-gate MNOS technology

A 50-ns CMOS 256 K EEPROM

A 1.5 V single-supply one-transistor CMOS EEPROM

Power IC with EEPROM programmable switch mode regulators

Hi-MNOS II Technology for a 64-kbit Byte-Erasable 5-V-Only EEPROM

Similar Documents

Hi-MNOS II technology for a 64-kbit byte-erasable 5-V-only EEPROM

Fabrication and characterization of a new EEPROM cell with spacer select transistor

A 16 kbit smart 5 V-only EEPROM with redundancy

Novel Single Polysilicon EEPROM Cell With Dual Work Function Floating Gate

Characteristics of n-Channel MOSFETs With Tailored Source/Drain Extension for Mask ROM and EEPROM Applications

A 16 kbit electrically erasable PROM using n-channel Si-gate MNOS technology

A 50-ns CMOS 256 K EEPROM

A 1.5 V single-supply one-transistor CMOS EEPROM

Power IC with EEPROM programmable switch mode regulators

Hi-MNOS II Technology for a 64-kbit Byte-Erasable 5-V-Only EEPROM