NDLI: Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications

Please wait, while we are loading the content...

Message from the General Chairs

Message from the Program Chairs

Organizing Committee

Reviewers

Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0

Process Variation Tolerant 3T1D-Based Cache Architectures

Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing

Optimal versus Heuristic Global Code Scheduling

Global Multi-Threaded Instruction Scheduling

Revisiting the Sequential Programming Model for Multi-Core

Penelope: The NBTI-Aware Processor

Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation

Self-calibrating Online Wearout Detection

Implementing Signatures for Transactional Memory

Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs

Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors

Impact of Cache Coherence Protocols on the Processing of Network Traffic

Flattened Butterfly Topology for On-Chip Networks

Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly

Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding

Argus: Low-Cost, Comprehensive Error Detection in Simple Cores

Leveraging 3D Technology for Improved Reliability

Effective Optimistic-Checker Tandem Core Design through Architectural Pruning

FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators

Microarchitectural Design Space Exploration Using an Architecture-Centric Approach

Informed Microarchitecture Design Space Exploration Using Workload Dynamics

Time Interpolation: So Many Metrics, So Few Registers

Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications

A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy

Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors

A Framework for Providing Quality of Service in Chip Multi-Processors

A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs

Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures

Composable Lightweight Processors

The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration

Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow

Scavenger: A New Last Level Cache Architecture with Global Block Priority

Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache

Emulating Optimal Replacement with a Shepherd Cache

Author Index

Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications

Content Provider	ACM Digital Library
Author	Chou, Yuan
Abstract	The performance of many important commercial workloads, such as on-line transaction processing, is limited by the frequent stalls due to off-chip instruction and data accesses. These applica- tions are characterized by irregular control flow and complex data access patterns that render many low-cost prefetching schemes, such as stream-based and stride-based prefetching, ineffective. For such applications, correlation-based prefetching, which is ca- pable of capturing complex data access patterns, has been shown to be a more promising approach. However, the large instruction and data working sets of these applications require extremely large correlation tables, making these tables impractical to be im- plemented on-chip. This paper proposes the epoch-based correla- tion prefetcher, which cost-effectively stores its correlation table in main memory and exploits the concept of epochs to hide the long latency of its correlation table access, and which attempts to elim- inate entire epochs instead of individual instruction and data miss- es. Experimental results demonstrate that the epoch-based correlation prefetcher, which requires minimal on-chip real estate to implement, improves the performance of a suite of important commercial benchmarks by 13% to 31% and significantly outper- forms previously proposed correlation prefetchers.
Starting Page	301
Ending Page	313
Page Count	13
File Format	PDF
ISBN	0769530478
ISSN	10724451
DOI	10.1109/MICRO.2007.23
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-12-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications

Correlation Based File Prefetching Approach for Hadoop

Effective instruction prefetching in chip multiprocessors for modern commercial applications

Using a user-level memory thread for correlation prefetching

Power Optimization for GPU Programs Based on Software Prefetching

Common-module Approach for Low-cost Beam-scanning Arrays for Commercial Applications

Characterization and improvement of load/store cache-based prefetching.

Fast computations on a low-cost DSP-based shared-memory multiprocessor system

Store memory-level parallelism optimizations for commercial applications

Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications

Similar Documents

Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications

Correlation Based File Prefetching Approach for Hadoop

Effective instruction prefetching in chip multiprocessors for modern commercial applications

Using a user-level memory thread for correlation prefetching

Power Optimization for GPU Programs Based on Software Prefetching

Common-module Approach for Low-cost Beam-scanning Arrays for Commercial Applications

Characterization and improvement of load/store cache-based prefetching.

Fast computations on a low-cost DSP-based shared-memory multiprocessor system

Store memory-level parallelism optimizations for commercial applications

Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications