NDLI: Time Interpolation: So Many Metrics, So Few Registers

Please wait, while we are loading the content...

Message from the General Chairs

Message from the Program Chairs

Organizing Committee

Reviewers

Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0

Process Variation Tolerant 3T1D-Based Cache Architectures

Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing

Optimal versus Heuristic Global Code Scheduling

Global Multi-Threaded Instruction Scheduling

Revisiting the Sequential Programming Model for Multi-Core

Penelope: The NBTI-Aware Processor

Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation

Self-calibrating Online Wearout Detection

Implementing Signatures for Transactional Memory

Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs

Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors

Impact of Cache Coherence Protocols on the Processing of Network Traffic

Flattened Butterfly Topology for On-Chip Networks

Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly

Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding

Argus: Low-Cost, Comprehensive Error Detection in Simple Cores

Leveraging 3D Technology for Improved Reliability

Effective Optimistic-Checker Tandem Core Design through Architectural Pruning

FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators

Microarchitectural Design Space Exploration Using an Architecture-Centric Approach

Informed Microarchitecture Design Space Exploration Using Workload Dynamics

Time Interpolation: So Many Metrics, So Few Registers

Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications

A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy

Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors

A Framework for Providing Quality of Service in Chip Multi-Processors

A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs

Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures

Composable Lightweight Processors

The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration

Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow

Scavenger: A New Last Level Cache Architecture with Global Block Priority

Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache

Emulating Optimal Replacement with a Shepherd Cache

Author Index

Time Interpolation: So Many Metrics, So Few Registers

Content Provider	ACM Digital Library
Author	Sweeney, Peter F. Diwan, Amer Hauswirth, Matthias Mytkowicz, Todd
Abstract	The performance of computer systems varies over the course of their execution. A system may perform well dur- ing some parts of its execution and poorly during others. To understand why a system behaves in this way performance analysts need to study its time-varying behavior. Fortu- nately, modern microprocessors support hardware perfor- mance monitors which enable performance analysts to col- lect time-varying metrics with relative ease. Unfortunately, even though modern microprocessors can collect hundreds of metrics, they can collect only a few of these metrics si- multaneously. Prior work has proposed time-interpolation techniques for circumventing this limitation. Time interpo- lation collects different metrics at different points in time, either within the same trace (multiplexing) or in different traces (trace alignment), and interpolates the results to al- low reasoning across all metrics at the same points in time. This paper introduces and uses a novel approach for evaluating time interpolation techniques. This evaluation leads to insights that improve both multiplexing and trace- alignment. Specifically, this paper (i) improves the effective- ness and applicability of the best performing trace align- ment technique in prior work; and (ii) introduces criteria that performance analysts can use to determine whether or not to trust multiplexing or trace alignment results for their particular situation. Finally, this paper evaluates time in- terpolation techniques by exploring their performance in a wide variety of situations and on programs written in two different programming languages, C and Java, and on two different architectures, Pentium 4 and POWER4. This work is supported by NSF CSE-0509521, NSF Career CCR- 0133457, DARPA contract HR0011-07-9-0002, and a gift from Intel. Any opinions, findings and conclusions or recommendations expressed in this material are the authors' and do not necessarily reflect those of the spon- sors.
Starting Page	286
Ending Page	300
Page Count	15
File Format	PDF
ISBN	0769530478
ISSN	10724451
DOI	10.1109/MICRO.2007.42
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-12-01
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Time Interpolation: So Many Metrics, So Few Registers

Time interpolation: So many metrics, so few registers (2007)

How Do so Few Control so Many?

If so many are “few,” how few are “many”?

Diode turn-on time induced failures in switching regulators: Never Has so Much Trouble Been Had By so Many with so Few Terminals

If so many are “few,” how few are “many”?

So Many Hardballs, So Few Over the Plate

So Many Are “Few,” but so Few Are Also “Few” – Reduced Semantic Flexibility in bvFTD Patients

So many performance events, so little time

Time Interpolation: So Many Metrics, So Few Registers

Similar Documents

Time Interpolation: So Many Metrics, So Few Registers

Time interpolation: So many metrics, so few registers (2007)

How Do so Few Control so Many?

If so many are “few,” how few are “many”?

Diode turn-on time induced failures in switching regulators: Never Has so Much Trouble Been Had By so Many with so Few Terminals

If so many are “few,” how few are “many”?

So Many Hardballs, So Few Over the Plate

So Many Are “Few,” but so Few Are Also “Few” – Reduced Semantic Flexibility in bvFTD Patients

So many performance events, so little time

Time Interpolation: So Many Metrics, So Few Registers