NDLI: Technology Options for Beyond-CMOS

Please wait, while we are loading the content...

Technology Options for Beyond-CMOS

The Quest for The Ultimate Learning Machine

Pushing the boundaries of Moore's Law to transition from FPGA to All Programmable Platform

How Game Engines Can Inspire EDA Tools Development: A use case for an open-source physical design library

Research Challenges in Security-Aware Physical Design

Physical Design Challenges and Innovations to Meet Power, Speed, and Area Scaling Trend

Modern Challenges in Constructing Clocks

DSAR: DSA aware Routing with Simultaneous DSA Guiding Pattern and Double Patterning Assignment

The Spirit of in-house CAD Achieved by the Legend of Master "Prof. Goto" and his Apprentices

Interesting Problems in Physical Synthesis

CAD Opportunities with Hyper-Pipelining

Deep Learning in the Enhanced Cloud

Rsyn: An Extensible Physical Synthesis Framework

Challenges and Opportunities: From Near-memory Computing to In-memory Computing

Clock Tree Construction based on Arrival Time Constraints

Automatic Cell Layout in the 7nm Era

Generalized Force Directed Relaxation with Optimal Regions and Its Applications to Circuit Placement

Pin Accessibility-Driven Detailed Placement Refinement

An Effective Timing-Driven Detailed Placement Algorithm for FPGAs

Bilinear Lithography Hotspot Detection

Physical Design Considerations of One-level RRAM-based Routing Multiplexers

A Fast Incremental Cycle Ratio Algorithm

Improving Detailed Routability and Pin Access with 3D Monolithic Standard Cells

100x Evolution of Video Codec Chips

A Fast, Robust Network Flow-based Standard-Cell Legalization Method for Minimizing Maximum Movement

Clock-Aware FPGA Placement Contest

Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning

Hierarchical and Analytical Placement Techniques for High-Performance Analog Circuits

iTimerM: Compact and Accurate Timing Macro Modeling for Efficient Hierarchical Timing Analysis

Physical Layout after Half a Century: From Back-Board Ordering to Multi-Dimensional Placement and Beyond

Past, Present and Future of the Research

Technology Options for Beyond-CMOS

Content Provider	ACM Digital Library
Author	Young, Ian
Abstract	CMOS integrated circuit technology for computation is at an inflexion point. Although this is the technology which has enabled the semiconductor industry to make vast progress over the past 30-plus years, it is expected to see challenges going beyond the ten year horizon, particularly from an energy efficiency point of view. Thus it is extremely important for the semiconductor industry to discover a new integrated circuit technology which can carry us to the beyond CMOS era, so that the power-performance of computing can continue to improve. Currently, researchers are exploring novel device concepts and new information tokens as an alternative for CMOS technology. Examples of areas being actively researched are; quantum electronic devices, such as the tunneling field-effect transistor (TFET), and devices based on electron spin and nano-magnetics (spintronics). It is clear that choices will need to be made in the next 10 years to identify viable alternatives for CMOS by 2025. To prioritize and guide the research exploration in materials, devices and circuits, benchmarking methodology and metrics are being used. This talk will give an overview of the beyond CMOS device research horizon and the benchmarking of these devices for computation. A more detailed investigation of circuits based upon some promising beyond-CMOS devices will follow.
Starting Page	1
Ending Page	1
Page Count	1
File Format	PDF
ISBN	9781450346962
DOI	10.1145/3036669.3041225
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2017-03-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Tfet Quantum electronic devises Cmos technology Spintronics
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in