NDLI: Instructions activating conditions for hardware-based auto-scheduling

Please wait, while we are loading the content...

Towards truly integrated photonic and electronic computing

Algorithmic methodologies for ultra-efficient inexact architectures for sustaining technology scaling

Mesh independent loop fusion for unstructured mesh applications

SuperCoP: a general, correct, and performance-efficient supervised memory system

Studying the impact of application-level optimizations on the power consumption of multi-core architectures

A programmable processing array architecture supporting dynamic task scheduling and module-level prefetching

Reuse distance based performance modeling and workload mapping

An out-of-order vector processing mechanism for multimedia applications

Learning, evolution and adaptation in racing games

CRESTA: a software focussed approach to exascale co-design

A reconfigurable optical/electrical interconnect architecture for large-scale clusters and datacenters

GA-GPU: extending a library-based global address spaceprogramming model for scalable heterogeneouscomputing systems

Exploring latency-power tradeoffs in deep nonvolatile memory hierarchies

Improving energy efficiency for mobile platforms by exploiting low-power sleep states

Adaptive task duplication using on-line bottleneck detection for streaming applications

The boat hull model: enabling performance prediction for parallel computing prior to code development

Towards player-driven procedural content generation

Game AI revisited

TERAFLUX: exploiting dataflow parallelism in teradevices

BSArc: blacksmith streaming architecture for HPC accelerators

SnCTM: reducing false transaction aborts by adaptively changing the source of conflict detection

The tradeoffs of fused memory hierarchies in heterogeneous computing architectures

Improving coherence protocol reactiveness by trading bandwidth for latency

Concurrent hybrid switching for massively parallel systems-on-chip: the CYBER architecture

Parameterized micro-benchmarking: an auto-tuning approach for complex applications

An efficient vectorization of linked-cell particle simulations

Towards more intelligent adaptive video game agents: a computational intelligence perspective

DEEP: an exascale prototype architecture based on a flexible configuration

A limits study of benefits from nanostore-based future data-centric system architectures

Architectural support of multiple hypervisors over single platform for enhancing cloud computing security

DMA-circular: an enhanced high level programmable DMA controller for optimized management of on-chip local memories

A hierachical configuration system for a massively parallel neural hardware platform

A flexible OS-based approach for characterizing solid-state disk endurance

Dynamic percolation: a case of study on the shortcomings of traditional optimization in many-core architectures

How AI can change the way we play games

Mont-Blanc: towards energy-efficient HPC systems

CoreSymphony architecture

Instructions activating conditions for hardware-based auto-scheduling

Selective search of inlining vectors for program optimization

$D^{3}AS$ project: a different approach to the manycore challenges

A capacity-efficient insertion policy for dynamic cache resizing mechanisms

Accelerated high-performance computing through efficient multi-process GPU resource sharing

Improving the performance of k-means clustering through computation skipping and data locality optimizations

Instructions activating conditions for hardware-based auto-scheduling

Content Provider	ACM Digital Library
Author	Lovergine, Silvia Ferrandi, Fabrizio
Abstract	Nowadays, implementing hardware accelerators by hand-writing the RTL still leads to better quality of the results with respect to those obtained by automating the design process. Manually developing and maintaining hardware designs, however, is a complex, time-consuming and error prone task, making improvements in the automatic design flow definition a fervent ongoing research topic. The most common approach is based on a statically computed scheduling order. Supports for features such as dynamic scheduling or unbounded latency of operations and functional units have been proposed with some limitations. Instructions auto-scheduling is an alternative to overcome such restrictions, while facing those situations that need or take advantage of run-time adaptive reordering of the instructions. This paper focuses on how to improve the synthesis of hardware cores by increasing automatic parallelism exploitation. The proposed approach computes the set of conditions to be satisfied for each instruction to be executed as soon as possible, allowing run-time auto-scheduling. Representing such conditions as logic functions, the corresponding hardware implementation can be easily automated. Experimental results have shown an encouraging enhancement in terms of performance, with a limited increase of area.
Starting Page	253
Ending Page	256
Page Count	4
File Format	PDF
ISBN	9781450312158
DOI	10.1145/2212908.2212946
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-05-15
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Autoscheduling High-level synthesis Automatic parallelism exploitation Dynamic scheduling
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in