NDLI: Reprogrammable network packet processing on the field programmable port extender (FPX)

Please wait, while we are loading the content...

Timing-driven placement for hierarchical programmable logic devices

LRoute: a delay minimal router for hierarchical CPLDs

A crosstalk-aware timing-driven router for FPGAs

Runtime and quality tradeoffs in FPGA placement and routing

Performance-driven mapping for CPLD architectures

Simultaneous logic decomposition with technology mapping in FPGA designs

Using sparse crossbars within LUT

Detailed routing architectures for embedded programmable logic IP cores

Mixing buffers and pass transistors in FPGA routing architectures

Reprogrammable network packet processing on the field programmable port extender (FPX)

Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining

Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware

Is marriage in the cards for programmable logic, microprocessors and ASICs?

Attacking the semantic gap between application programming languages and configurable hardware

Matching and searching analysis for parallel hardware implementation on FPGAs

Evaluation of the streams-C C-to-FPGA compiler: an applications perspective

The effect of reconfigurable units in superscalar processors

Interconnect pipelining in a throughput-intensive FPGA architecture

The case for registered routing switches in field programmable gate arrays

Configuration compression for FPGA-based embedded systems

A memory coherence technique for online transient error recovery of FPGA configurations

Run-Time defect tolerance using JBits

A pipelined architecture for partitioned DWT based lossy image compression using FPGA's

An FPGA-based video compressor for H.263 compatible bit streams

FPGA implementation of a novel, fast motion estimation algorithm for real-time video compression

Reprogrammable network packet processing on the field programmable port extender (FPX)

Content Provider	ACM Digital Library
Author	Naufel, Naji Turner, Jon S. Taylor, David E. Lockwood, John W.
Abstract	A prototype platform has been developed that allows processing of packets at the edge of a multi-gigabit-per-second network switch. This system, the Field Programmable Port Extender (FPX), enables packet processing functions to be implemented as modular components in reprogrammable hardware. All logic on the on the FPX is implemented in two Field Programmable Gate Arrays (FPGAs). Packet processing functions in the system are implemented as dynamically-loadable modules.Core functionality of the FPX is implemented on an FPGA called the Networking Interface Device (NID). The NID contains the logic to transmit and receive packets over a network, dynamically reprogram hardware modules, and route individual traffic flows. A full, non-blocking, switch is implemented on the NID to route packets between the networking interfaces and the modular components. Modular components of the FPX are implemented on a second FPGA called the Reprogrammable Application Device (RAD). Modules are loaded onto the RAD via reconfiguration and/or partial partial reconfiguration of the FPGA.Through the combination of the NID and the RAD, the FPX can individually reconfigure the packet processing functionality for one set of traffic flows, while the rest of the system continues to operate. The platform simplifies the development and deployment of new hardware-accelerated packet processing circuits. The modular nature of the system allows an active router to migrate functionality from softare plugins to hardware modules.
Starting Page	87
Ending Page	93
Page Count	7
File Format	PDF
ISBN	1581133413
DOI	10.1145/360276.360304
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-02-01
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Packet Fpga Ip Network Routing Hardware Atm Internet Modularity Processing Reconfiguration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reprogrammable network packet processing on the field programmable port extender (fpx) (2001).

Reprogrammable network packet processing on the field programmable port extender (fpx (2001)

Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware (2002)

Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware (2001)

Protocol Wrappers for Layered Network Packet Processing in Reconfigurable (2002)

Layered protocol wrappers for Internet packet processing in reconfigurable hardware (2001)

Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware (2001)

Dynamic hardware plugins in an FPGA with partial run-time reconfiguration

Field programmable port extender (FPX) for distributed routing and queuing

Reprogrammable network packet processing on the field programmable port extender (FPX)

Similar Documents

Reprogrammable network packet processing on the field programmable port extender (fpx) (2001).

Reprogrammable network packet processing on the field programmable port extender (fpx (2001)

Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware (2002)

Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware (2001)

Protocol Wrappers for Layered Network Packet Processing in Reconfigurable (2002)

Layered protocol wrappers for Internet packet processing in reconfigurable hardware (2001)

Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware (2001)

Dynamic hardware plugins in an FPGA with partial run-time reconfiguration

Field programmable port extender (FPX) for distributed routing and queuing

Reprogrammable network packet processing on the field programmable port extender (FPX)