NDLI: A memory coherence technique for online transient error recovery of FPGA configurations

Please wait, while we are loading the content...

Timing-driven placement for hierarchical programmable logic devices

LRoute: a delay minimal router for hierarchical CPLDs

A crosstalk-aware timing-driven router for FPGAs

Runtime and quality tradeoffs in FPGA placement and routing

Performance-driven mapping for CPLD architectures

Simultaneous logic decomposition with technology mapping in FPGA designs

Using sparse crossbars within LUT

Detailed routing architectures for embedded programmable logic IP cores

Mixing buffers and pass transistors in FPGA routing architectures

Reprogrammable network packet processing on the field programmable port extender (FPX)

Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining

Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware

Is marriage in the cards for programmable logic, microprocessors and ASICs?

Attacking the semantic gap between application programming languages and configurable hardware

Matching and searching analysis for parallel hardware implementation on FPGAs

Evaluation of the streams-C C-to-FPGA compiler: an applications perspective

The effect of reconfigurable units in superscalar processors

Interconnect pipelining in a throughput-intensive FPGA architecture

The case for registered routing switches in field programmable gate arrays

Configuration compression for FPGA-based embedded systems

A memory coherence technique for online transient error recovery of FPGA configurations

Run-Time defect tolerance using JBits

A pipelined architecture for partitioned DWT based lossy image compression using FPGA's

An FPGA-based video compressor for H.263 compatible bit streams

FPGA implementation of a novel, fast motion estimation algorithm for real-time video compression

A memory coherence technique for online transient error recovery of FPGA configurations

Content Provider	ACM Digital Library
Author	Huang, Wei-Je McCluskey, Edward J.
Abstract	The partial reconfiguration feature of some of the current-generation Field Programmable Gate Arrays (FPGAs) can improve dependability by detecting and correcting errors in on-chip configuration data. Such an error recovery process can be executed online with minimal interference of user applications. However, because Look-up Tables (LUTs) in Configurable Logic Blocks (CLBs) of FPGAs can also implement memory modules for user applications, a memory coherence issue arises such that memory contents in user applications may be altered by the online configuration data recovery process. In this paper, we investigate this memory coherence problem and propose a memory coherence technique that does not impose extra constraints on the placement of memory-configured LUTs. Theoretical analyses and simulation results show that the proposed technique guarantees the memory coherence with a very small (on the order of 0.1%) execution time overhead in user applications.
Starting Page	183
Ending Page	192
Page Count	10
File Format	PDF
ISBN	1581133413
DOI	10.1145/360276.360344
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-02-01
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Fault tolerance Fpga Memory coherence Error recovery
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Memory Coherence Technique for Online Transient Error Recovery of . . . (2001)

COMA: An Opportunity for Building Fault-Tolerant Scalable Shared Memory Multiprocessors

COMA: an opportunity for building fault-tolerant scalable shared memory multiprocessors

Transient-Error Detection and Recovery via Reverse Computation and Checkpointing

A tagged memory technique for recovery from transient errors in fault tolerant systems

COMA:an opportunity for building fault-tolerant scalable shared memory multiprocessors

SymptomTM: Symptom-Based Error Detection and Recovery Using Hardware Transactional Memory

Fault-recovery and coherence in Internet of Things choreographies

A novel FPGA Architecture with Built-in Error Correction

A memory coherence technique for online transient error recovery of FPGA configurations

Similar Documents

A Memory Coherence Technique for Online Transient Error Recovery of . . . (2001)

COMA: An Opportunity for Building Fault-Tolerant Scalable Shared Memory Multiprocessors

COMA: an opportunity for building fault-tolerant scalable shared memory multiprocessors

Transient-Error Detection and Recovery via Reverse Computation and Checkpointing

A tagged memory technique for recovery from transient errors in fault tolerant systems

COMA:an opportunity for building fault-tolerant scalable shared memory multiprocessors

SymptomTM: Symptom-Based Error Detection and Recovery Using Hardware Transactional Memory

Fault-recovery and coherence in Internet of Things choreographies

A novel FPGA Architecture with Built-in Error Correction

A memory coherence technique for online transient error recovery of FPGA configurations