NDLI: Evaluation of the streams-C C-to-FPGA compiler: an applications perspective

Please wait, while we are loading the content...

Timing-driven placement for hierarchical programmable logic devices

LRoute: a delay minimal router for hierarchical CPLDs

A crosstalk-aware timing-driven router for FPGAs

Runtime and quality tradeoffs in FPGA placement and routing

Performance-driven mapping for CPLD architectures

Simultaneous logic decomposition with technology mapping in FPGA designs

Using sparse crossbars within LUT

Detailed routing architectures for embedded programmable logic IP cores

Mixing buffers and pass transistors in FPGA routing architectures

Reprogrammable network packet processing on the field programmable port extender (FPX)

Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining

Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware

Is marriage in the cards for programmable logic, microprocessors and ASICs?

Attacking the semantic gap between application programming languages and configurable hardware

Matching and searching analysis for parallel hardware implementation on FPGAs

Evaluation of the streams-C C-to-FPGA compiler: an applications perspective

The effect of reconfigurable units in superscalar processors

Interconnect pipelining in a throughput-intensive FPGA architecture

The case for registered routing switches in field programmable gate arrays

Configuration compression for FPGA-based embedded systems

A memory coherence technique for online transient error recovery of FPGA configurations

Run-Time defect tolerance using JBits

A pipelined architecture for partitioned DWT based lossy image compression using FPGA's

An FPGA-based video compressor for H.263 compatible bit streams

FPGA implementation of a novel, fast motion estimation algorithm for real-time video compression

Evaluation of the streams-C C-to-FPGA compiler: an applications perspective

Content Provider	ACM Digital Library
Author	Frigo, Jan Lavenier, Dominique Gokhale, Maya
Abstract	The Streams-C compiler ([5]) synthesizes hardware circuits for reconfigurable FPGA-based computers from parallel C programs. The Streams-C language consists of a small number of libraries and intrinsic functions added to a synthesizable subset of C, and supports a communicating process programming model. The processes may be either software or hardware processes, and the compiler manages communication among the processes transparently to the programmer. For the hardware processes, the compiler generates Register-Transfer-Level (RTL) VHDL, targeting multiple FPGAs with dedicated memories. For the software processes, a multi-threaded software program is generated.The Streams-C language and compiler offer a very high level of expressivity for reconfigurable computing application development, particularly for stream-processing applications. We find this is reflected in productivity, for a factor of up to 10 times improvement in time to produce a program. However, use of the tool in the ``real world'' is predicated on performance: only if such a compiler can deliver performance comparable to hand-coded performance will it be used in practice.This paper presents an application study of the Streams-C compiler. Four applications have been written in Streams-C and compiled to the AMC Wildforce board containing Xilinx 4036's. Those same applications have been hand-coded in a combination of RTL and structural VHDL. We compare performance of the generated code with the hand-optimized code. Our study shows that the compiler-generated designs are 1.37--4 times the area and \$1/2\$--1 times the clock frequency of the hand designs. We find that the compiler, based on the SUIF infrastructure, can be greatly improved through various standard compiler optimizations that are not currently being exploited. Thus we are currently re-writing a public domain version of Streams-C to better optimize and target the Virtex chip.
Starting Page	134
Ending Page	140
Page Count	7
File Format	PDF
ISBN	1581133413
DOI	10.1145/360276.360326
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-02-01
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Configurable computing Hardware-software co-design High-level synthesis Fpga Silicon compiler Fpga design tools
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

EVALUATION OF THE STREAMS-C C-TO-FPGA COMPILER: AN APPLICATIONS PERSPECTIVE.

ABSTRACT Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective

The two most common hardware description languages

Compiler-generated communication for pipelined FPGA applications

A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor

Evaluation of Streams-C C-toFPGA Compiler: An Applications Perspective

Evaluating heuristics in automatically mapping multi-loop applications to FPGAs

Very High Level Synthesis for image processing applications

Source-level debugging for FPGA high-level synthesis

Evaluation of the streams-C C-to-FPGA compiler: an applications perspective

Similar Documents

EVALUATION OF THE STREAMS-C C-TO-FPGA COMPILER: AN APPLICATIONS PERSPECTIVE.

ABSTRACT Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective

The two most common hardware description languages

Compiler-generated communication for pipelined FPGA applications

A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor

Evaluation of Streams-C C-toFPGA Compiler: An Applications Perspective

Evaluating heuristics in automatically mapping multi-loop applications to FPGAs

Very High Level Synthesis for image processing applications

Source-level debugging for FPGA high-level synthesis

Evaluation of the streams-C C-to-FPGA compiler: an applications perspective