NDLI: Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware

Please wait, while we are loading the content...

Timing-driven placement for hierarchical programmable logic devices

LRoute: a delay minimal router for hierarchical CPLDs

A crosstalk-aware timing-driven router for FPGAs

Runtime and quality tradeoffs in FPGA placement and routing

Performance-driven mapping for CPLD architectures

Simultaneous logic decomposition with technology mapping in FPGA designs

Using sparse crossbars within LUT

Detailed routing architectures for embedded programmable logic IP cores

Mixing buffers and pass transistors in FPGA routing architectures

Reprogrammable network packet processing on the field programmable port extender (FPX)

Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining

Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware

Is marriage in the cards for programmable logic, microprocessors and ASICs?

Attacking the semantic gap between application programming languages and configurable hardware

Matching and searching analysis for parallel hardware implementation on FPGAs

Evaluation of the streams-C C-to-FPGA compiler: an applications perspective

The effect of reconfigurable units in superscalar processors

Interconnect pipelining in a throughput-intensive FPGA architecture

The case for registered routing switches in field programmable gate arrays

Configuration compression for FPGA-based embedded systems

A memory coherence technique for online transient error recovery of FPGA configurations

Run-Time defect tolerance using JBits

A pipelined architecture for partitioned DWT based lossy image compression using FPGA's

An FPGA-based video compressor for H.263 compatible bit streams

FPGA implementation of a novel, fast motion estimation algorithm for real-time video compression

Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware

Content Provider	ACM Digital Library
Author	Theiler, James Estlick, Mike Szymanski, John J. Leeser, Miriam
Abstract	In mapping the k-means algorithm to FPGA hardware, we examined algorithm level transforms that dramatically increased the achievable parallelism. We apply the k-means algorithm to multi-spectral and hyper-spectral images, which have tens to hundreds of channels per pixel of data. K-means is an iterative algorithm that assigns assigns to each pixel a label indicating which of K clusters the pixel belongs to.K-means is a common solution to the segmentation of multi-dimensional data. The standard software implementation of k-means uses floating-point arithmetic and Euclidean distances. Floating point arithmetic and the multiplication-heavy Euclidean distance calculation are fine on a general purpose processor, but they have large area and speed penalties when implemented on an FPGA. In order to get the best performance of k-means on an FPGA, the algorithm needs to be transformed to eliminate these operations. We examined the effects of using two other distance measures, Manhattan and Max, that do not require multipliers. We also examined the effects of using fixed precision and truncated bit widths in the algorithm.It is important to explore algorithmic level transforms and tradeoffs when mapping an algorithm to reconfigurable hardware. A direct translation of the standard software implementation of k-means would result in a very inefficient use of FPGA hardware resources. Analysis of the algorithm and data is necessary for a more efficient implementation. Our resulting implementation exhibits approximately a 200 times speed up over a software implementation.
Starting Page	103
Ending Page	110
Page Count	8
File Format	PDF
ISBN	1581133413
DOI	10.1145/360276.360311
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2001-02-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ALGORITHMIC TRANSFORMS IN THE IMPLEMENTATION OF K-MEANS CLUSTERING ON RECONFIGURABLE HARDWARE

Algorithmic transformations in the implementation of k-means clustering on reconfigurable hardware (2001).

Algorithmic Transformations in the Implementation of K-Means Clustering on Reconfigurable Hardware (2001)

Hyperspectral Images Clustering on Reconfigurable Hardware Using the K-Means Algorithm

Parameterized Implementation of K-means Clustering on Reconfigurable Systems

Hardware Implementation of the K-Means Clustering Algorithm

Feature subspace transformations for enhancing k-means clustering

Hyperspectral images clustering on reconfigurable hardware using the k-means algorithm

HIGH SPEED DOCUMENT CLUSTERING IN RECONFIGURABLE HARDWARE

Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware

Similar Documents

ALGORITHMIC TRANSFORMS IN THE IMPLEMENTATION OF K-MEANS CLUSTERING ON RECONFIGURABLE HARDWARE

Algorithmic transformations in the implementation of k-means clustering on reconfigurable hardware (2001).

Algorithmic Transformations in the Implementation of K-Means Clustering on Reconfigurable Hardware (2001)

Hyperspectral Images Clustering on Reconfigurable Hardware Using the K-Means Algorithm

Parameterized Implementation of K-means Clustering on Reconfigurable Systems

Hardware Implementation of the K-Means Clustering Algorithm

Feature subspace transformations for enhancing k-means clustering

Hyperspectral images clustering on reconfigurable hardware using the k-means algorithm

HIGH SPEED DOCUMENT CLUSTERING IN RECONFIGURABLE HARDWARE

Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware