NDLI: WCET-driven cache-aware code positioning

Please wait, while we are loading the content...

Automatic generation of hardware/software interfaces

Low-overhead virtualization of mobile platforms

Studying optimal spilling in the light of SSA

A unified approach to eliminate memory accesses early

Realizing near-true voltage scaling in variation-sensitive l1 caches via fault buffers

Architecting processors to allow voltage/reliability tradeoffs

WCET-driven cache-aware code positioning

A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs

Localizing globals and statics to make C programs thread-safe

System-level modeling and synthesis of flow-based microfluidic biochips

Hardware/software architecture for flash memory storage systems

Selective just-in-time compilation for client-side mobile javascript engine

An efficient heuristic for instruction scheduling on clustered vliw processors

An evaluation of different modeling techniques for iterative compilation

FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation

Cost-effective safety and fault localization using distributed temporal redundancy

Enabling parametric feasibility analysis in real-time calculus driven performance evaluation

Evaluation of an accelerator architecture for speckle reducing anisotropic diffusion

Vector class on limited local memory (LLM) multi-core processors

Compositional analysis of real-time embedded systems

A method-based ahead-of-time compiler for android applications

Graph-coloring and treescan register allocation using repairing

A novel thread scheduler design for polymorphic embedded systems

Smart cache cleaning: energy efficient vulnerability reduction in embedded processors

Stochastic computing: embracing errors in architectureand design of processors and applications

WCET-driven branch prediction aware code positioning

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

WCET-driven cache-aware code positioning

Content Provider	ACM Digital Library
Author	Falk, Heiko Kotthaus, Helena
Abstract	Code positioning is a well-known compiler optimization aiming at the improvement of the instruction cache behavior. A contiguous mapping of code fragments in memory avoids overlapping of cache sets and thus decreases the number of cache conflict misses. We present a novel cache-aware code positioning optimization driven by worst-case execution time (WCET) information. For this purpose, we introduce a formal cache model based on a conflict graph which is able to capture a broad class of cache architectures. This cache model is combined with a formal WCET timing model, resulting in a cache conflict graph weighted with WCET data. This conflict graph is then exploited by heuristics for code positioning of both basic blocks and entire functions. Code positioning is able to decrease the accumulated cache misses for a total of 18 real-life benchmarks by 15.5% on average for an automotive processor featuring a 2-way set-associative cache. These cache miss reductions translate to average WCET reductions by 6.1%. For direct-mapped caches, even larger savings of 18.8% (cache misses) and 9.0% (WCET) were achieved.
Starting Page	145
Ending Page	154
Page Count	10
File Format	PDF
ISBN	9781450307130
DOI	10.1145/2038698.2038722
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-10-09
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Wcet Locality Cache miss Code positioning Cache
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

WCET-driven cache-aware code positioning

WCET-driven branch prediction aware code positioning

WCET-driven Cache-based Procedure Positioning Optimizations (2008)

WCET-driven branch prediction aware code positioning

WCET-driven Cache-based Procedure Positioning Optimizations

C3: Cooperative Code Positioning and Cache Locking for WCET Minimization

WCET-driven Cache-aware Memory Content Selection

Multicore-aware hybrid code positioning to reduce worst-case execution time

Conflict Miss Elimination by Time-stride Prefetch (2000)

WCET-driven cache-aware code positioning

Similar Documents

WCET-driven cache-aware code positioning

WCET-driven branch prediction aware code positioning

WCET-driven Cache-based Procedure Positioning Optimizations (2008)

WCET-driven branch prediction aware code positioning

WCET-driven Cache-based Procedure Positioning Optimizations

C3: Cooperative Code Positioning and Cache Locking for WCET Minimization

WCET-driven Cache-aware Memory Content Selection

Multicore-aware hybrid code positioning to reduce worst-case execution time

Conflict Miss Elimination by Time-stride Prefetch (2000)

WCET-driven cache-aware code positioning