NDLI: An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

Please wait, while we are loading the content...

Automatic generation of hardware/software interfaces

Low-overhead virtualization of mobile platforms

Studying optimal spilling in the light of SSA

A unified approach to eliminate memory accesses early

Realizing near-true voltage scaling in variation-sensitive l1 caches via fault buffers

Architecting processors to allow voltage/reliability tradeoffs

WCET-driven cache-aware code positioning

A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs

Localizing globals and statics to make C programs thread-safe

System-level modeling and synthesis of flow-based microfluidic biochips

Hardware/software architecture for flash memory storage systems

Selective just-in-time compilation for client-side mobile javascript engine

An efficient heuristic for instruction scheduling on clustered vliw processors

An evaluation of different modeling techniques for iterative compilation

FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation

Cost-effective safety and fault localization using distributed temporal redundancy

Enabling parametric feasibility analysis in real-time calculus driven performance evaluation

Evaluation of an accelerator architecture for speckle reducing anisotropic diffusion

Vector class on limited local memory (LLM) multi-core processors

Compositional analysis of real-time embedded systems

A method-based ahead-of-time compiler for android applications

Graph-coloring and treescan register allocation using repairing

A novel thread scheduler design for polymorphic embedded systems

Smart cache cleaning: energy efficient vulnerability reduction in embedded processors

Stochastic computing: embracing errors in architectureand design of processors and applications

WCET-driven branch prediction aware code positioning

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

Content Provider	ACM Digital Library
Author	Vendramini, Julio Goldner Ferreira, Ricardo Pereira, Monica Magalhaes Carro, Luigi Mucida, Lucas
Abstract	Coarse-grained reconfigurable architecture has emerged as a promising model for embedded systems as a solution to reduce the complexity of FPGA synthesis and mapping steps, consequently reducing reconfiguration time. Despite these advantages, CGRA usage has been limited due to the lack of commercial CGRA circuits. This work proposes a virtual and dynamic CGRA implemented on top of an FPGA. This approach allows the usage of commercial-off-the-shelf FPGA devices combined with the advantages of CGRAs. The proposed architecture consists of a set of heterogeneous functional units (FU) and a global interconnection network. The global network allows any FU to be used at each cycle, which reduces significantly the placement complexity. In addition, we introduce a polynomial mapping algorithm which includes scheduling, placement and routing steps (SPR). Moreover, the proposed approach performs a very fast placement and routing in comparison to similar CGRA approaches. The three SPR steps are computed in few milliseconds. The feasibility of this approach is demonstrated for a suite of digital signal processing benchmarks.
Starting Page	195
Ending Page	204
Page Count	10
File Format	PDF
ISBN	9781450307130
DOI	10.1145/2038698.2038728
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-10-09
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Multistage Cgra Fpga Placement Routing Scheduling Reconfigurable architectures Interconnections
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures

Edge-centric modulo scheduling for coarse-grained reconfigurable architectures

A Survey on Coarse-Grained Reconfigurable Architectures From a Performance Perspective

Mapping loops onto Coarse-Grained Reconfigurable Architectures using Particle Swarm Optimization

Design of Coarse-Grained Dynamically Reconfigurable Architecture for DSP Applications

Hands-on tutorial: coarse-grained reconfigurable architectures - compilation and exploration

Coarse-Grained Reconfigurable Array Architectures

Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

Similar Documents

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures

Edge-centric modulo scheduling for coarse-grained reconfigurable architectures

A Survey on Coarse-Grained Reconfigurable Architectures From a Performance Perspective

Mapping loops onto Coarse-Grained Reconfigurable Architectures using Particle Swarm Optimization

Design of Coarse-Grained Dynamically Reconfigurable Architecture for DSP Applications

Hands-on tutorial: coarse-grained reconfigurable architectures - compilation and exploration

Coarse-Grained Reconfigurable Array Architectures

Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture