NDLI: WCET-driven branch prediction aware code positioning

Please wait, while we are loading the content...

Automatic generation of hardware/software interfaces

Low-overhead virtualization of mobile platforms

Studying optimal spilling in the light of SSA

A unified approach to eliminate memory accesses early

Realizing near-true voltage scaling in variation-sensitive l1 caches via fault buffers

Architecting processors to allow voltage/reliability tradeoffs

WCET-driven cache-aware code positioning

A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs

Localizing globals and statics to make C programs thread-safe

System-level modeling and synthesis of flow-based microfluidic biochips

Hardware/software architecture for flash memory storage systems

Selective just-in-time compilation for client-side mobile javascript engine

An efficient heuristic for instruction scheduling on clustered vliw processors

An evaluation of different modeling techniques for iterative compilation

FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation

Cost-effective safety and fault localization using distributed temporal redundancy

Enabling parametric feasibility analysis in real-time calculus driven performance evaluation

Evaluation of an accelerator architecture for speckle reducing anisotropic diffusion

Vector class on limited local memory (LLM) multi-core processors

Compositional analysis of real-time embedded systems

A method-based ahead-of-time compiler for android applications

Graph-coloring and treescan register allocation using repairing

A novel thread scheduler design for polymorphic embedded systems

Smart cache cleaning: energy efficient vulnerability reduction in embedded processors

Stochastic computing: embracing errors in architectureand design of processors and applications

WCET-driven branch prediction aware code positioning

An FPGA-based heterogeneous coarse-grained dynamically reconfigurable architecture

WCET-driven branch prediction aware code positioning

Content Provider	ACM Digital Library
Author	Marwedel, Peter Falk, Heiko Plazar, Sascha Kleinsorge, Jan
Abstract	In the past decades, embedded system designers moved from simple, predictable system designs towards complex systems equipped with caches, branch prediction units and speculative execution. This step was necessary in order to fulfill increasing requirements on computational power. Static analysis techniques considering such speculative units had to be developed to allow the estimation of an upper bound of the execution time of a program. This bound is called worst-case execution time (WCET). Its knowledge is crucial to verify whether hard real-time systems satisfy their timing constraints, and the WCET is a key parameter for the design of embedded systems. In this paper, we propose a WCET-driven branch prediction aware optimization which reorders basic blocks of a function in order to reduce the amount of jump instructions and mispredicted branches. We employed a genetic algorithmwhich rearranges basic blocks in order to decrease the WCET of a program. This enables a first estimation of the possible optimization potential at the cost of high optimization runtimes. To avoid time consuming repetitive WCET analyses, we developed a new algorithm employing integer-linear programming (ILP). The ILP models the worst-case execution path (WCEP) of a program and takes branch prediction effects into account. This algorithm enables short optimization runtimes at slightly decreased optimization results. In a case study, the genetic algorithm is able to reduce the benchmarks' WCET by up to 24.7% whereas our ILP-based approach is able to decrease the WCET by up to 20.0%.
Starting Page	165
Ending Page	174
Page Count	10
File Format	PDF
ISBN	9781450307130
DOI	10.1145/2038698.2038724
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-10-09
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Wcet Branch prediction Code positioning
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

WCET-driven branch prediction aware code positioning

WCET-driven cache-aware code positioning

WCET-driven cache-aware code positioning

Wcet-driven branch prediction aware code positioning ∗.

Improving WCET by applying a WC code-positioning optimization (2005)

WCET code positioning (2004)

Multicore-aware hybrid code positioning to reduce worst-case execution time

Multicore-Aware Code Positioning to Improve Worst-Case Performance

Optimal static WCET-aware scratchpad allocation of program code

WCET-driven branch prediction aware code positioning

Similar Documents

WCET-driven branch prediction aware code positioning

WCET-driven cache-aware code positioning

WCET-driven cache-aware code positioning

Wcet-driven branch prediction aware code positioning ∗.

Improving WCET by applying a WC code-positioning optimization (2005)

WCET code positioning (2004)

Multicore-aware hybrid code positioning to reduce worst-case execution time

Multicore-Aware Code Positioning to Improve Worst-Case Performance

Optimal static WCET-aware scratchpad allocation of program code

WCET-driven branch prediction aware code positioning