NDLI: TAU 2013 variation aware timing analysis contest

Please wait, while we are loading the content...

Heterogeneous 3-d stacking, can we have the best of both (technology) worlds?

Physical-aware system-level design for tiled hierarchical chip multiprocessors

Electromigration and its impact on physical design in future technologies

Dawn of computer-aided design: from graph-theory to place and route

Circuit and PD challenges at the 14nm technology node

Planning for local net congestion in global routing

A compiler for scalable placement and routing of brain-like architectures

ISPD 2013 expert designer/user session (eds)

Relative timing driven multi-synchronous design: enabling order-of-magnitude energy reduction

An improved benchmark suite for the ISPD-2013 discrete cell sizing contest

Opportunities and challenges for high performance microprocessor designs and design automation

To do or not to do hierarchical timing?

Utilizing 2D and 3D rectilinear blocks for efficient IP reuse and floorplanning of 3D-integrated systems

Data mining in design and test processes: basic principles and promises

Practicality on placement given by optimality of packing

Optical lithography extension with double patterning

Escape routing of mixed-pattern signals based on staggered-pin-array PCBs

Physical design for debug: insurance policy for IC's

Network flow based datapath bit slicing

TAU 2013 variation aware timing analysis contest

Variability aware hierarchical implementation of big chips

Benchmarking for research in power delivery networks of three-dimensional integrated circuits

SRAM dynamic stability verification by reachability analysis with consideration of threshold voltage variation

On the way to practical tools for beyond die codesign and integration

A structured routing architecture and its design methodology suitable for high-throughput electron beam direct writing with character projection

Delay-driven layer assignment in global routing under multi-tier interconnect structure

A top-down synthesis methodology for flow-based microfluidic biochips considering valve-switching minimization

FF-bond: multi-bit flip-flop bonding at placement

Challenges in managing timing and wiring contracts during hierarchical floorplanning and design closure

High performance and low power design techniques for ASIC and custom in nanometer technologies

PushPull: short path padding for timing error resilient circuits

Coding the objects in place and route CAD

Simultaneous OPC- and CMP-aware routing based on accurate closed-form modeling

SRP: simultaneous routing and placement for congestion refinement

Designing VeSFET-based ICs with CMOS-oriented EDA infrastructure

Buffer sizing for clock networks using robust geometric programming considering variations in buffer sizes

Case study for placement solutions in ispd11 and dac12 routability-driven placement contests

Local merges for effective redundancy in clock networks

TAU 2013 variation aware timing analysis contest

Content Provider	ACM Digital Library
Author	Wang, Jia Guerra e Silva, Luis Sinha, Debjit Shebaita, Ahmed Raghunathan, Shesha Netrabile, Dileep
Abstract	Timing analysis is a key component of any integrated circuit (IC) chip design-closure flow, and is employed at various stages of the flow including pre/post-route timing optimization and timing signoff. While accurate timing analysis is important, the run-time of the analysis is equally critical with growing chip design sizes and complexity (for example, increasing number of clocks domains, voltage islands, etc.). In addition, the increasing significance of variability in the chip manufacturing process as well as environmental variability necessitates use of variation aware techniques (e.g. statistical, multi-corner) for chip timing analysis which significantly impacts the analysis run-time. The aim of the TAU 2013 variation aware timing contest is to seek novel ideas for fast variation aware timing analysis, by means of the following: (a) increase awareness of variation aware timing analysis and provide insight into some challenging aspects of the analysis, (b) encourage novel parallelization techniques (including multi-threading) for timing analysis, and (c) facilitate creation of a publicly available variation aware timing analysis framework and benchmarks to further advance research in this area.
Starting Page	171
Ending Page	178
Page Count	8
File Format	PDF
ISBN	9781450319546
DOI	10.1145/2451916.2451960
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2013-03-24
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Tau 2013 variation aware timing analysis contest.

TAU 2015 Contest on Incremental Timing Analysis: Incremental Timing and CPPR Analysis

TAU 2014 contest on removing common path pessimism during timing analysis ( ICCAD '14 )

VGTA: Variation _ Aware Gate Timing Analysis

TAU 2014 contest on removing common path pessimism during timing analysis ( ISPD '14 )

Variation-aware placement for FPGAs with multi-cycle statistical timing analysis

Timing Analysis with Compact Variation-Aware Standard Cell Models

TAU 2015 contest on incremental timing analysis

Compact Variation-Aware Standard Cell Models for Timing Analysis - Complexity and Accuracy Analysis

TAU 2013 variation aware timing analysis contest

Similar Documents

Tau 2013 variation aware timing analysis contest.

TAU 2015 Contest on Incremental Timing Analysis: Incremental Timing and CPPR Analysis

TAU 2014 contest on removing common path pessimism during timing analysis ( ICCAD '14 )

VGTA: Variation _ Aware Gate Timing Analysis

TAU 2014 contest on removing common path pessimism during timing analysis ( ISPD '14 )

Variation-aware placement for FPGAs with multi-cycle statistical timing analysis

Timing Analysis with Compact Variation-Aware Standard Cell Models

TAU 2015 contest on incremental timing analysis

Compact Variation-Aware Standard Cell Models for Timing Analysis - Complexity and Accuracy Analysis

TAU 2013 variation aware timing analysis contest