NDLI: Energy-efficient mechanisms for managing thread context in throughput processors

Content Provider	ACM Digital Library
Author	Gebhart, Mark Tarjan, David Keckler, Stephen W. Lindholm, Erik Skadron, Kevin Dally, William J. Johnson, Daniel R.
Abstract	Modern graphics processing units (GPUs) use a large number of hardware threads to hide both function unit and memory access latency. Extreme multithreading requires a complicated thread scheduler as well as a large register file, which is expensive to access both in terms of energy and latency. We present two complementary techniques for reducing energy on massively-threaded processors such as GPUs. First, we examine register file caching to replace accesses to the large main register file with accesses to a smaller structure containing the immediate register working set of active threads. Second, we investigate a two-level thread scheduler that maintains a small set of active threads to hide ALU and local memory access latency and a larger set of pending threads to hide main memory latency. Combined with register file caching, a two-level thread scheduler provides a further reduction in energy by limiting the allocation of temporary register cache resources to only the currently active subset of threads. We show that on average, across a variety of real world graphics and compute workloads, a 6-entry per-thread register file cache reduces the number of reads and writes to the main register file by 50% and 59% respectively. We further show that the active thread count can be reduced by a factor of 4 with minimal impact on performance, resulting in a 36% reduction of register file energy.
Starting Page	235
Ending Page	246
Page Count	12
File Format	PDF MP4
ISSN	01635964
DOI	10.1145/2024723.2000093
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	39
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Energy-efficiency Throughput computing Multi-threading Register file organization
Content Type	Audio Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy-efficient mechanisms for managing thread context in throughput processors

A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors

Energy-efficient mechanisms for managing thread context in throughput processors.

Efficient physical register file allocation with thread suspension for simultaneous multi-threading processors

Energy-efficient Mechanisms for Managing Thread Context (2011)

Energy-efficient mechanisms for managing thread context in throughput processors

A a hierarchical thread scheduler and register file for energy-efficient throughput processors.

8a hierarchical thread scheduler and register file for energy-efficient throughput processors.

A compile-time managed multi-level register file hierarchy.

Energy-efficient mechanisms for managing thread context in throughput processors

Similar Documents

Energy-efficient mechanisms for managing thread context in throughput processors

A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors

Energy-efficient mechanisms for managing thread context in throughput processors.

Efficient physical register file allocation with thread suspension for simultaneous multi-threading processors

Energy-efficient Mechanisms for Managing Thread Context (2011)

Energy-efficient mechanisms for managing thread context in throughput processors

A a hierarchical thread scheduler and register file for energy-efficient throughput processors.

8a hierarchical thread scheduler and register file for energy-efficient throughput processors.

A compile-time managed multi-level register file hierarchy.

Energy-efficient mechanisms for managing thread context in throughput processors