NDLI: Virtualizing performance asymmetric multi-core systems

Content Provider	ACM Digital Library
Author	Maeng, Seungryoul Kwon, Youngjin Kim, Changdae Huh, Jaehyuk
Abstract	Performance-asymmetric multi-cores consist of heterogeneous cores, which support the same ISA, but have different computing capabilities. To maximize the throughput of asymmetric multi-core systems, operating systems are responsible for scheduling threads to different types of cores. However, system virtualization poses a challenge for such asymmetric multi-cores, since virtualization hides the physical heterogeneity from guest operating systems. In this paper, we explore the design space of hypervisor schedulers for asymmetric multi-cores, which do not require asymmetry-awareness from guest operating systems. The proposed scheduler characterizes the efficiency of each virtual core, and map the virtual core to the most area-efficient physical core. In addition to the overall system throughput, we consider two important aspects of virtualizing asymmetric multi-cores: performance fairness among virtual machines and performance scalability for changing availability of fast and slow cores. We have implemented an asymmetry-aware scheduler in the open-source Xen hypervisor. Using applications with various characteristics, we evaluate how effectively the proposed scheduler can improve system throughput without asymmetry-aware operating systems. The modified scheduler improves the performance of the Xen credit scheduler by as much as 40% on a 12-core system with four fast and eight slow cores. The results show that even the VMs scheduled to slow cores have relatively low performance degradations, and the scheduler provides scalable performance with increasing fast core counts.
Starting Page	45
Ending Page	56
Page Count	12
File Format	PDF MP4
ISSN	01635964
DOI	10.1145/2024723.2000071
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	39
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Asymmetric multi-core Scheduling Virtualization Fairness
Content Type	Audio Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Virtualizing performance asymmetric multi-core systems

Virtualizing performance asymmetric multi-core systems.

Prefetch-aware shared resource management for multi-core systems

Fairness via source throttling:a configurable and high-performance fairness substrate for multi-core memory systems (CARN, Vol. 38, Issue. 1)

Storage performance virtualization via throughput and latency control

Towards better performance per watt in virtual environments on asymmetric single-ISA multi-core systems

Fairness scheduler for virtual machines on heterogonous multi-core platforms

Leveraging Core Specialization via OS Scheduling to Improve Performance on Asymmetric Multicore Systems

Parallelism-Aware Batch Scheduling:Enhancing both Performance and Fairness of Shared DRAM Systems

Virtualizing performance asymmetric multi-core systems

Similar Documents

Virtualizing performance asymmetric multi-core systems

Virtualizing performance asymmetric multi-core systems.

Prefetch-aware shared resource management for multi-core systems

Fairness via source throttling:a configurable and high-performance fairness substrate for multi-core memory systems (CARN, Vol. 38, Issue. 1)

Storage performance virtualization via throughput and latency control

Towards better performance per watt in virtual environments on asymmetric single-ISA multi-core systems

Fairness scheduler for virtual machines on heterogonous multi-core platforms

Leveraging Core Specialization via OS Scheduling to Improve Performance on Asymmetric Multicore Systems

Parallelism-Aware Batch Scheduling:Enhancing both Performance and Fairness of Shared DRAM Systems

Virtualizing performance asymmetric multi-core systems