NDLI: Moguls:a model to explore the memory hierarchy for bandwidth improvements

Content Provider	ACM Digital Library
Author	Xie, Yuan Kim, Changkyu Zhao, Jishen Hughes, Christopher J. Sun, Guangyu Xu, Cong Chen, Yen-Kuang
Abstract	In recent years, the increasing number of processor cores and limited increases in main memory bandwidth have led to the problem of the bandwidth wall, where memory bandwidth is becoming a performance bottleneck. This is especially true for emerging latency-insensitive, bandwidth-sensitive applications. Designing the memory hierarchy for a platform with an emphasis on maximizing bandwidth within a fixed power budget becomes one of the key challenges. To facilitate architects to quickly explore the design space of memory hierarchies, we propose an analytical performance model called Moguls. The Moguls model estimates the performance of an application on a system, using the bandwidth demand of the application for a range of cache capacities and the bandwidth provided by the system with those capacities. We show how to extend this model with appropriate approximations to optimize a cache hierarchy under a power constraint. The results show how many levels of cache should be designed, and what the capacity, bandwidth, and technology of each level should be. In addition, we study memory hierarchy design with hybrid memory technologies, which shows the benefits of using multiple technologies for future computing systems.
Starting Page	377
Ending Page	388
Page Count	12
File Format	PDF MP4
ISSN	01635964
DOI	10.1145/2024723.2000109
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	39
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Memory hierarchy Power consumption Bandwidth Memory model Throughput computing
Content Type	Audio Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Moguls: a model to explore the memory hierarchy for bandwidth improvements

Moguls: A model to explore the memory hierarchy for bandwidth improvements

Moguls: A Model to Explore the Memory Hierarchy for Throughput Computing

Performance and Energy Implications of Many-Core Caches for Throughput Computing

Efficient use of memory bandwidth to improve network processor throughput

Power-aware computing

A network flow approach to memory bandwidth utilization in embedded DSP core processors

Power efficiency model for mobile access network

Searching for the dream embedded memory

Moguls:a model to explore the memory hierarchy for bandwidth improvements

Similar Documents

Moguls: a model to explore the memory hierarchy for bandwidth improvements

Moguls: A model to explore the memory hierarchy for bandwidth improvements

Moguls: A Model to Explore the Memory Hierarchy for Throughput Computing

Performance and Energy Implications of Many-Core Caches for Throughput Computing

Efficient use of memory bandwidth to improve network processor throughput

Power-aware computing

A network flow approach to memory bandwidth utilization in embedded DSP core processors

Power efficiency model for mobile access network

Searching for the dream embedded memory

Moguls:a model to explore the memory hierarchy for bandwidth improvements