NDLI: Analysis of Low Power Consumption Techniques on FPGA for Wireless Devices

Content Provider	Springer Nature Link
Author	Verma, Gaurav Kumar, Manish Khare, Vijay Pandey, Bishwajeet
Copyright Year	2016
Abstract	In present scenario, the portable wireless devices like mobile phones are used by almost every human being for communication purpose. Mobile devices are equipped with a processing element that is responsible for performing all the controlling and computational tasks. Most of the computational tasks inside the processing element are performed by ALU circuit. ALU is considered as the computational engine and responsible for high power consumption. Previously, microprocessors and microcontrollers were the choice of designers but nowadays the horizon has been shifted to FPGAs and SOCs as a processing element in mobile devices. Obviously, FPGAs have numerous advantages over processors and the growing need of applications compels the designers to use FPGAs for fast processing. Although FPGAs fulfils the requirement of designers but they suffer from the disadvantage of high power consumption due to their complex circuitry. The demand of high performance and low power devices creates a bottleneck in front of designers specifically for battery operated portable wireless devices. So, this paper presents some power minimization techniques that can be applied on communication centric designs targeted to FPGAs. There are different techniques given in the literature but most of them are applied at device level only. This paper gives an insight to minimize the power at architectural level of design hierarchy using XPower Analyzer as a CAD tool. The proposed techniques are applied on arithmetic and logical unit circuit for analysis purpose, as ALU is the heart of processing elements used in portable wireless devices. The circuit has been verified and realized on XILINX ISE directed to Spartan 3E XC3S250E FPGA. The analysis illustrates significant improvement in the power consumption.
Starting Page	353
Ending Page	364
Page Count	12
File Format	PDF
ISSN	09296212
Journal	Wireless Personal Communications
Volume Number	95
Issue Number	2
e-ISSN	1572834X
Language	English
Publisher	Springer US
Publisher Date	2016-11-19
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Pipelining Parallelism Portable devices Energy efficient ALU FPGA SOC Communications Engineering, Networks Signal,Image and Speech Processing Computer Communication Networks
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA

CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA

Performance Evaluation of FIR Filter After Implementation on Different FPGA and SOC and Its Utilization in Communication and Network

Low Power Synthesis and Validation of an Embedded Multiplier for FPGA Based Wireless Communication Systems

Low Consumption Communications Over Shallow Water Acoustic Channels

Power Consumption Optimization Strategy for Wireless Networks

Low Complexity Delay-Aware Energy Efficient Power Allocation in Multicarrier Wireless Networks

Literature Survey on Power Control Algorithms for Mobile Ad-hoc Network

Adapting Cognitive Radio Technology for Low-Power Wireless Personal Area Network Devices

Analysis of Low Power Consumption Techniques on FPGA for Wireless Devices

Similar Documents

Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA

CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA

Performance Evaluation of FIR Filter After Implementation on Different FPGA and SOC and Its Utilization in Communication and Network

Low Power Synthesis and Validation of an Embedded Multiplier for FPGA Based Wireless Communication Systems

Low Consumption Communications Over Shallow Water Acoustic Channels

Power Consumption Optimization Strategy for Wireless Networks

Low Complexity Delay-Aware Energy Efficient Power Allocation in Multicarrier Wireless Networks

Literature Survey on Power Control Algorithms for Mobile Ad-hoc Network

Adapting Cognitive Radio Technology for Low-Power Wireless Personal Area Network Devices

Analysis of Low Power Consumption Techniques on FPGA for Wireless Devices