NDLI: Performance Evaluation of FIR Filter After Implementation on Different FPGA and SOC and Its Utilization in Communication and Network

Content Provider	Springer Nature Link
Author	Pandey, Bishwajeet Das, Bhagwan Kaur, Amanpreet Kumar, Tanesh Khan, Abdul Moid Akbar Hussain, D. M. Tomar, Geetam Singh
Copyright Year	2016
Abstract	There are many areas of communication and network, which have open scope to use FIR filter. Therefore, energy efficient FIR filter will increase lifetime of network and FIR filter with less delay and latency will increase performance of network. In this work, we are going to design an FIR filter that will energy efficient as well as faster than traditional design. Three different FPGA and SOC are taken under consideration and our design is implemented on these four ICs and we find the most energy efficient architecture and also find the architecture that will deliver highest performance among these four architectures taken under consideration. There is 47.74% reduction in latency when we migrate our FIR Filter design from 28 nm process technology based seven series architecture to 20 nm process technology based ultrascale architecture. When we analyze power dissipation of Artix-7, Kintex-7, Zynq and Ultrascale FPGA then we conclude that Zynq 7000 All programmable SOC is power hungry architecture and Kintex ultrascale architecture is the most energy efficient architecture that dissipates 20.86% less power than Zynq 700 All programmable SOC. For performance evaluation, we have taken benchmark C code of FIR provide by Xilinx. We transform that C code into HDL using Vivado HLS 2016.2 before power analysis on Vivado 2016.2. Ultrascale FPGA is generally used for packet processing in 100G networking and heterogeneous wireless infrastructure.
Starting Page	375
Ending Page	389
Page Count	15
File Format	PDF
ISSN	09296212
Journal	Wireless Personal Communications
Volume Number	95
Issue Number	2
e-ISSN	1572834X
Language	English
Publisher	Springer US
Publisher Date	2016-11-22
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	FIR filter FPGA SOC Energy efficient High performance Verilog Delay Latency Power dissipation Communications Engineering, Networks Signal,Image and Speech Processing Computer Communication Networks
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FIR Filter Implementation for High-Performance Application in a High-End FPGA

Analysis of Low Power Consumption Techniques on FPGA for Wireless Devices

Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA

Understanding LTE and its Performance

Hardware Implementation of Architecture Techniques for Fast Efficient Lossless Image Compression System

Extension of Delay Tolerant Network’s Routing Protocols for Preventing Excessive Utilization of Resources

MDFA: A Memory Efficient DFA-Based Pattern Matching Engine on FPGA

Flexible and Reconfigurable Implementation of Link Adaptation Algorithms

Performance analysis of multi-rate signal processing digital filters on FPGA

Performance Evaluation of FIR Filter After Implementation on Different FPGA and SOC and Its Utilization in Communication and Network

Similar Documents

FIR Filter Implementation for High-Performance Application in a High-End FPGA

Analysis of Low Power Consumption Techniques on FPGA for Wireless Devices

Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA

Understanding LTE and its Performance

Hardware Implementation of Architecture Techniques for Fast Efficient Lossless Image Compression System

Extension of Delay Tolerant Network’s Routing Protocols for Preventing Excessive Utilization of Resources

MDFA: A Memory Efficient DFA-Based Pattern Matching Engine on FPGA

Flexible and Reconfigurable Implementation of Link Adaptation Algorithms

Performance analysis of multi-rate signal processing digital filters on FPGA

Performance Evaluation of FIR Filter After Implementation on Different FPGA and SOC and Its Utilization in Communication and Network