NDLI: An ANFIS based fuzzy controller for corner compensation

Content Provider	Springer Nature Link
Author	Baradaranrezaeii, Ali Khalilzadegan, Amin Zarei, Mohammad Khoei, Abdollah Hadidi, Khayrollah
Copyright Year	2011
Abstract	As threshold voltage of CMOS transistors is the main parameter that takes effect from process variations, in this paper a novel method for corner detection is presented which senses the variations of fabrication process through threshold voltage of the devices. A new general purpose 2-input, 2-output, 25 rules, ANFIS based fuzzy controller is proposed to compensate the variations subsequently. In this controller novel structures are presented for each block including membership function generator, Min–Max selector and defuzzifier. As an application, bias points of comparators of a typical flash ADC are controlled through introduced system in order to compensate the process variation effects and minimizing total power consumption consequently. Due to differential structures used in the architecture of the blocks, major part of the power supply noise is rejected. The Hspice (level 49) simulation results are given using a generic 0.35 μm standard CMOS technology parameters and power supply of 3.3 V with total power consumption of 15.6 mW for 7.4 MFLIPS. Because of simple and symmetrical circuitry, layout of the proposed controller is very compact, about 410 μm × 210 μm.
Starting Page	215
Ending Page	225
Page Count	11
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	72
Issue Number	1
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2011-11-13
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Corner detection Flash ADC Fuzzy controller Process variation Weighted average method Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Radiation-hardening methodologies for flash ADC

A Mixed Signal Fuzzy Controller Using Current Mode Circuits

Reduced comparator high speed low power ADC using 90 nm CMOS technology

An efficient power reduction technique for CMOS flash analog-to-digital converters

Hybrid delta-sigma ADC

A low-power 12-bit SAR ADC for remote pressure measurement

Current-Mode Fuzzy Linguistic Hedge Circuits

A termination scheme using intended asymmetric spatial filter response for averaging flash A/D converter

A 1.0-V 6-b 40 MS/s time-domain flash ADC in 0.18 μm CMOS

An ANFIS based fuzzy controller for corner compensation

Similar Documents

Radiation-hardening methodologies for flash ADC

A Mixed Signal Fuzzy Controller Using Current Mode Circuits

Reduced comparator high speed low power ADC using 90 nm CMOS technology

An efficient power reduction technique for CMOS flash analog-to-digital converters

Hybrid delta-sigma ADC

A low-power 12-bit SAR ADC for remote pressure measurement

Current-Mode Fuzzy Linguistic Hedge Circuits

A termination scheme using intended asymmetric spatial filter response for averaging flash A/D converter

A 1.0-V 6-b 40 MS/s time-domain flash ADC in 0.18 μm CMOS

An ANFIS based fuzzy controller for corner compensation