NDLI: Reduced comparator high speed low power ADC using 90 nm CMOS technology

Content Provider	Springer Nature Link
Author	Goswami, Manish Varma, Dharmendra Mani Singh, B. R.
Copyright Year	2012
Abstract	The increasing demand of high speed and low power ADC in serial links, gigabit ethernet, high speed instruments in general and communication technologies such as ultra wide band systems in particular has put tremendous pressure on efficient design of data converters. Presently flash ADC is the architecture of choice with sampling frequency ranging from 2 to 40 GS/s with 4–6 bit resolution, where speed and low resolution is required. However we are forced to compromise between performance and complexity when such ADC is used. In this paper a single channel high speed low power CMOS based 4-bit ADC using reduced comparator and multiplexer based architecture is presented. For improving the conversion rate, both the analog (comparator array) and the digital (encoder) parts of the proposed ADC are fully modified and the architecture uses only 4 comparators instead of 15 as used in conventional flash ADC, thereby saving considerable amount of power. The proposed 4-bit 2 GS/s ADC is designed and simulated in Tanner tools with 1.2 V supply voltage using 90 nm CMOS technology. HSpice simulation result of proposed architecture shows a power dissipation of 23 mW with INL and DNL errors between ±0.4 LSB and ±0.34 LSB respectively. ENOB and SNDR for the proposed architecture are 3.72 and 24.2 respectively.
Starting Page	267
Ending Page	278
Page Count	12
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	74
Issue Number	1
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2012-09-16
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Flash ADC INL DNL Comparator CMOS Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS

Effect of comparator offset on the linearity of charge sharing ADCs

An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process

A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator

Analog to digital converter for high density neural signal recording front-end in 90 nm

An efficient power reduction technique for CMOS flash analog-to-digital converters

An improved low offset latch comparator for high-speed ADCs

A noise-shaping SAR ADC for energy limited applications in 90 nm CMOS technology

A High Speed, Low Voltage CMOS Offset Comparator

Reduced comparator high speed low power ADC using 90 nm CMOS technology

Similar Documents

A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS

Effect of comparator offset on the linearity of charge sharing ADCs

An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process

A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator

Analog to digital converter for high density neural signal recording front-end in 90 nm

An efficient power reduction technique for CMOS flash analog-to-digital converters

An improved low offset latch comparator for high-speed ADCs

A noise-shaping SAR ADC for energy limited applications in 90 nm CMOS technology

A High Speed, Low Voltage CMOS Offset Comparator

Reduced comparator high speed low power ADC using 90 nm CMOS technology