NDLI: A wideband fully differential source follower

Content Provider	SpringerLink
Author	Kim, Daeyun Park, Sunghyun Song, Minkyu
Copyright Year	2011
Abstract	Conventionally, source followers have been used at the block of track-and-hold amplifiers (THA) for high-speed medium-bit analog-to-digital converters (ADCs). Even though the input signals of an ADC are fully differential, two single-ended source followers should be normally used. This is because differential source followers have some drawbacks. In this study, a wideband fully differential source follower is presented to obtain maximum efficiency of a fully differential THA. Because a cross coupling technique at the differential nodes is adopted, the performance of the proposed source follower is superior to the performance of conventional followers. A small signal analysis is discussed to compare the performance. The result of Spurious Free Dynamic Range (SFDR) is −66.92 dBc for F in = F s/2 at F S = 500 MHz. The SFDR of the proposed source follower is better by about 8.6 dB than the SFDR of a conventional source follower under the same experimental conditions. To verify them, an 8-b ADC which includes the proposed source follower is fabricated with a 0.13 μm CMOS technology.
Starting Page	155
Ending Page	161
Page Count	7
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	72
Issue Number	1
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2011-08-20
Publisher Place	Boston
Access Restriction	Subscribed
Subject Keyword	Analog-to-digital converter (ADC) Source follower Fully differential Track-and-hold amplifiers (THA) Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A wideband calibration-free 1.5-GS/s 8-bit analog-to-digital converter with low latency

Design of a 65 nm CMOS 8 GHz wideband: track-and-hold, for radio astronomy and cosmology applications

A 13-bit noise shaping SAR–ADC with dual-polarity digital calibration

An efficient power reduction technique for CMOS flash analog-to-digital converters

A 250 MHz 11 bit 22 mW CMOS low-hold-pedestal fully differential sample-and-hold circuit

Calibration technique for SAR analog-to-digital converters

A SAR ADC with current steering DAC and voltage input

A 12-bit track and hold amplifier for giga-sample applications

An optimization-based methodology for efficient design of fully differential amplifiers

A wideband fully differential source follower

Similar Documents

A wideband calibration-free 1.5-GS/s 8-bit analog-to-digital converter with low latency

Design of a 65 nm CMOS 8 GHz wideband: track-and-hold, for radio astronomy and cosmology applications

A 13-bit noise shaping SAR–ADC with dual-polarity digital calibration

An efficient power reduction technique for CMOS flash analog-to-digital converters

A 250 MHz 11 bit 22 mW CMOS low-hold-pedestal fully differential sample-and-hold circuit

Calibration technique for SAR analog-to-digital converters

A SAR ADC with current steering DAC and voltage input

A 12-bit track and hold amplifier for giga-sample applications

An optimization-based methodology for efficient design of fully differential amplifiers

A wideband fully differential source follower