NDLI: Multi-mode fault-tolerant control strategy for cascaded H-bridge multilevel inverters

Content Provider	IET Digital Library
Author	Wang, Tianzhen Zhang, Jiahui Wang, Han Wang, Yide Diallo, Demba Benbouzid, Mohamed
Abstract	This study proposes a multi-mode fault-tolerant control (FTC) strategy, for cascaded H-bridge multilevel inverters, to provide the most suitable fault tolerance scheme for different single or double arbitrary insulated gate bipolar transistor (IGBT) faults. Firstly, all faulty modes are classified into three fault clusters according to the number and location of faulty IGBTs. Then, the matching mechanism of the multi-mode FTC strategy corresponding to the three clusters is described, and the appropriate FTC algorithm is selected for each cluster. In particular, a new FTC method has been proposed for Cluster I that includes double IGBT fault in different H-bridges and different groups. This method improves the utilisation efficiency of healthy IGBTs in the faulty H-bridges, and minimises the voltage level drop after the fault. Finally, the multi-mode FTC strategy has been applied to a seven-level inverter through simulation. Results have shown significant improvement of the output voltage waveform symmetry and harmonic distortion reduction for the three clusters. The new FTC method has been applied to an experimental five-level inverter. The obtained results confirm the validity of the methodology. With the proposed strategy, the output voltage has a lower harmonic distortion and a better symmetry thanks to the attenuation of the undesirable DC component.
Starting Page	3119
Ending Page	3126
Page Count	8
ISSN	17554535
Volume Number	13
e-ISSN	17554543
Issue Number	Issue 14, Nov (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/13/14
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2020.0109
Journal	IET Power Electronics
Publisher Date	2020-06-19
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Bipolar Transistor Cascade System Cascaded H-bridge Multilevel Inverters Control of Electric Power System DC Component Double IGBT Fault Fault Clusters Fault Diagnosis Fault Tolerant Control Faulty H-bridges Faulty IGBTs Five-level Inverter FTC Method Harmonic Distortion Harmonic Distortion Reduction Insulated Gate Bipolar Transistor Insulated Gate Bipolar Transistors Invertors Multimode Fault-tolerant Control Strategy Multimode FTC Strategy Multivariable Control System Seven-level Inverter Variable Structure System Voltage Control Voltage Waveform Symmetry
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter

Seven level inverter with nearest level control

Control method for cascaded H-bridge multilevel inverter with faulty power cells

A decision algorithm to select a proper control method for a cascaded multilevel inverter under faulty condition

A modified selective harmonic elimination method for fault-tolerant operation of multilevel cascaded H-bridge inverters

Fast detection of open-switch fault in cascaded H-Bridge multilevel converter

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Unbalanced Selective Harmonic Elimination for fault-tolerant operation of three phase multilevel Cascaded H-bridge inverters

Converter utilisation ratio assessment for total harmonic distortion optimisation in cascaded H-bridge multi-level inverters

Multi-mode fault-tolerant control strategy for cascaded H-bridge multilevel inverters

Similar Documents

Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter

Seven level inverter with nearest level control

Control method for cascaded H-bridge multilevel inverter with faulty power cells

A decision algorithm to select a proper control method for a cascaded multilevel inverter under faulty condition

A modified selective harmonic elimination method for fault-tolerant operation of multilevel cascaded H-bridge inverters

Fast detection of open-switch fault in cascaded H-Bridge multilevel converter

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Unbalanced Selective Harmonic Elimination for fault-tolerant operation of three phase multilevel Cascaded H-bridge inverters

Converter utilisation ratio assessment for total harmonic distortion optimisation in cascaded H-bridge multi-level inverters

Multi-mode fault-tolerant control strategy for cascaded H-bridge multilevel inverters