NDLI: Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter

Content Provider	IET Digital Library
Author	Gautam, Shivam Prakash Gupta, Shubhrata Kumar, Lalit
Abstract	Reduced voltage stress and low-total harmonic distortion are the main causes for such widespread application of multilevel inverters (MLIs) in various industrial sectors. However, reliability is one of the major concerns of MLIs as it uses a large number of switches as compared with two-level inverters. Therefore, a newly developed transistor clamped H-bridge inverter is proposed in the literature which uses a relatively less number of switches and DC sources as compared with cascaded H-bridge but lacks in reliability due to the absence of redundant states. Hence, in this study, the reliability improvement strategy for newly developed five-level transistor clamped H-bridge-based cascaded inverter is proposed which can be generalised for any number of levels. In the proposed fault tolerant strategy, the fault can be broadly classified based on the two main legs of the proposed inverter. Moreover, the proposed fault tolerant strategy does not require any kind of external circuit for maintaining its capacitor voltage in the balanced state. Finally, to validate the concept, a laboratory prototype of the five-level inverter is developed and results are obtained successfully.
Starting Page	770
Ending Page	781
Page Count	12
ISSN	17554535
Volume Number	10
e-ISSN	17554543
Issue Number	Issue 7, Jun (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/10/7
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2016.0574
Journal	IET Power Electronics
Publisher Date	2017-02-06
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Bridge Circuit Capacitor Capacitor Voltage DC Sources Fault Classification Fault Tolerance Fault Tolerant Strategy Five-level Transistor Clamped H-bridge-based Cascaded Inverter Harmonic Distortion Invertors Low-total Harmonic Distortion MLI Pattern Classification Power Electronics Power Supply Reduced Voltage Stress Reliability Reliability Improvement Supervisory Circuit Switched Mode Converter Transistor Circuit Transistor Clamped H-bridge-based Cascaded Multilevel Inverter
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Step-up switched-capacitor module for cascaded MLI topologies

Enhanced three-phase multilevel inverter configuration

Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation

Single-phase hybrid cascaded H-bridge and diode-clamped multilevel inverter with capacitor voltage balancing

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Fault-tolerant multilevel cascaded H-bridge inverter using impedance-sourced network

Resilient multilevel inverter topology with improved reliability

Dual asymmetrical dc voltage source based switched capacitor boost multilevel inverter topology

Asymmetric cascade multilevel inverter with self-balanced switched-capacitor unit and single source

Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter

Similar Documents

Step-up switched-capacitor module for cascaded MLI topologies

Enhanced three-phase multilevel inverter configuration

Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation

Single-phase hybrid cascaded H-bridge and diode-clamped multilevel inverter with capacitor voltage balancing

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Fault-tolerant multilevel cascaded H-bridge inverter using impedance-sourced network

Resilient multilevel inverter topology with improved reliability

Dual asymmetrical dc voltage source based switched capacitor boost multilevel inverter topology

Asymmetric cascade multilevel inverter with self-balanced switched-capacitor unit and single source

Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter