NDLI: Reduced number of auxiliary H-bridge power cells for post-fault operation of three phase cascaded H-bridge inverter

Content Provider	IET Digital Library
Author	Aleenejad, Mohsen Jafarishiadeh, Seyyedmahdi Mahmoudi, Hamid Ahmadi, Reza
Abstract	This work offers a fault-tolerant strategy that uses a combination of a hardware-based and a control-based fault-tolerant methods for multilevel (ML) cascaded H-bridge (CHB) converters. The possibility of a switch failure in an ML converter is higher than a conventional inverter due to the increased number of power electronics switches. Although the event of a single switch failure is more likely, nonetheless, the fault tolerant operation of a ML converter with two or more faulty switches needs to be addressed as well. This article first offers a hardware topology that can bypass the faulty H-bridge cell and replace it with an auxiliary cell, in the event of a single switch failure. Then, it enhances the hardware topology with a modulation-based fault-tolerant method for the event of more than one defective switch. Using this strategy, the CHB converter will be able to operate with maximum achievable output voltage in the post-fault condition. Experimental results are presented for a seven-level CHB converter for the validation of the theoretical outcomes.
Starting Page	2923
Ending Page	2931
Page Count	9
ISSN	17554535
Volume Number	12
e-ISSN	17554543
Issue Number	Issue 11, Sep (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/12/11
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2018.5073
Journal	IET Power Electronics
Publisher Date	2019-06-25
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Auxiliary Cell Auxiliary H-bridge Power Cell Bridge Circuit Control of Electric Power System Control-based Fault-tolerant Method Defective Switch Failure Analysis Fault Tolerance Fault Tolerant Operation Fault-tolerant Strategy Faulty H-bridge Cell Faulty Switches Hardware Topology Hardware-based Fault-tolerant Method Invertors ML Converter Modulation-based Fault-tolerant Method Multilevel Cascaded H-bridge Converter Post-fault Condition Post-fault Operation Power Electronics Power Electronics Switches Power Supply Reliability Seven-level CHB Converter Supervisory Circuit Switch Failure Switching Converter Three Phase Cascaded H-bridge Inverter
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Fault-tolerant multilevel cascaded H-bridge inverter using impedance-sourced network

Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation

Topology for cascaded multilevel inverter

Zero-sequence voltage injected fault tolerant scheme for multiple open circuit faults in reduced switch count-based MLDCL inverter

Three-phase efficient resonant-pole inverter without auxiliary switches

Suppression of Real Power Back Flow of Nonregenerative Cascaded H-Bridge Inverters Operating Under Faulty Conditions

A NOVEL SINGLE-PHASE CASCADED H-BRIDGE INVERTER WITH NEW CELL CONFIGURATION AND REDUCED POWER ELECTRONICS COMPONENTS WITH LOW THD

Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter

Reduced number of auxiliary H-bridge power cells for post-fault operation of three phase cascaded H-bridge inverter

Similar Documents

Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters

Fault-tolerant multilevel cascaded H-bridge inverter using impedance-sourced network

Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation

Topology for cascaded multilevel inverter

Zero-sequence voltage injected fault tolerant scheme for multiple open circuit faults in reduced switch count-based MLDCL inverter

Three-phase efficient resonant-pole inverter without auxiliary switches

Suppression of Real Power Back Flow of Nonregenerative Cascaded H-Bridge Inverters Operating Under Faulty Conditions

A NOVEL SINGLE-PHASE CASCADED H-BRIDGE INVERTER WITH NEW CELL CONFIGURATION AND REDUCED POWER ELECTRONICS COMPONENTS WITH LOW THD

Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter

Reduced number of auxiliary H-bridge power cells for post-fault operation of three phase cascaded H-bridge inverter