NDLI: 65 nm sub-threshold logic standard cell library using quasi-Schmitt-trigger design scheme and inverse narrow width effect aware sizing

Content Provider	IET Digital Library
Author	Wen, Liang Nan, Longmei Zhang, Jing Meng, Chunning Lu, Yan Qi, Shiqian Lv, Jianping Zhang, Yuejun
Abstract	In this study, the authors propose a sub-threshold standard cell library in which the quintessence is a quasi-Schmitt-trigger logic design scheme and the inverse narrow width effect aware sizing method. The techniques can improve the I on-to-I off ratio of the logic cells effectively and provide a significant suppression in leakage current, enhancing the robustness of the circuits. Simulation results show that the NAND3 and NOR3 logics with the new techniques achieve 40–60% and 30–50% reductions in leakage power compared with conventional logic circuits, respectively, when the voltage is scaled down to sub-threshold region. Again, they also exhibit considerable improvements in process variation immunity and power-delay product.
Starting Page	303
Ending Page	310
Page Count	8
ISSN	1751858X
Volume Number	14
e-ISSN	17518598
Issue Number	Issue 3, May (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/14/3
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2019.0028
Journal	IET Circuits, Devices & Systems
Publisher Date	2020-01-10
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Conventional Logic Circuit Digital Circuit Design, Modelling And Testing Inverse Narrow Width Effect Aware Sizing Method Ion-to-Ioff Ratio Leakage Current Leakage Power Reduction Logic And Switching Circuit Logic Cell Logic Circuit Logic Design Method Logic Element Logic Gate Low Power Electronics NAND3 Logics NOR3 Logics Power-delay Product Process Variation Immunity QuasiSchmitt-trigger Logic Design Scheme Quintessence Size 65 Nm Sub-threshold Logic Standard Cell Library Sub-threshold Region Sub-threshold Standard Cell Library Threshold Logic Trigger Circuit
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 40 nm Dual-Width Standard Cell Library for Near/Sub-Threshold Operation

Sub-Threshold Standard Cell Sizing Methodology and Library Comparison

A 62 mV 0.13 $mu$ m CMOS Standard-Cell-Based Design Technique Using Schmitt-Trigger Logic

Six-track multi-finger standard cell library design for near-threshold voltage operation in 130 nm complementary metal oxide semiconductor technology

State retained dual-V th feedback sleeper-stack for leakage reduction

Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells

Ultra-low-voltage CMOS ring oscillators

Reliability and performance of optimised Schmitt trigger gates

GaAs Schmitt trigger memory cell design

65 nm sub-threshold logic standard cell library using quasi-Schmitt-trigger design scheme and inverse narrow width effect aware sizing

Similar Documents

A 40 nm Dual-Width Standard Cell Library for Near/Sub-Threshold Operation

Sub-Threshold Standard Cell Sizing Methodology and Library Comparison

A 62 mV 0.13 $mu$ m CMOS Standard-Cell-Based Design Technique Using Schmitt-Trigger Logic

Six-track multi-finger standard cell library design for near-threshold voltage operation in 130 nm complementary metal oxide semiconductor technology

State retained dual-V th feedback sleeper-stack for leakage reduction

Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells

Ultra-low-voltage CMOS ring oscillators

Reliability and performance of optimised Schmitt trigger gates

GaAs Schmitt trigger memory cell design

65 nm sub-threshold logic standard cell library using quasi-Schmitt-trigger design scheme and inverse narrow width effect aware sizing