NDLI: Four-channel self-compensating single-slope ADC for space environments

Content Provider	IET Digital Library
Author	Ibáñez, S. Sordo Meana, S. Espejo García, B. Piñero Morales, A. Ragel Cáceres, J. Ceballos Díaz, M. Muñoz González, L. Carranza Drake, A. Arias Gutiérrez, J. M. Mora Florido, M. A. Lagos Martos, J. Ramos
Abstract	A multichannel high-resolution single-slope analogue-to-digital converter (SS ADC) is presented that automatically compensates for process, voltage and temperature variations, as well as for radiation effects, in order to be used in extreme environmental conditions. The design combines an efficient implementation by using a feedback loop that ensures an inherently monotonic and very accurate ramp generation, with high levels of configurability in terms of resolution and conversion rate, as well as input voltage range. The SS ADC was designed in a standard 0.35 µm CMOS technology. Experimental measurements of the performance and stability against radiation and temperature are presented to verify the proposed approach.
Starting Page	579
Ending Page	581
Page Count	3
ISSN	00135194
Volume Number	50
e-ISSN	1350911X
Issue Number	Issue 8, Apr (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/50/8
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.0664
Journal	Electronics Letters
Publisher Date	2014-04-07
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	4-channel Self-compensating Single-slope ADC A/D And D/A Convertor Analogue-Digital Conversion Circuit Feedback CMOS Digital Integrated Circuit CMOS Integrated Circuit CMOS Technology Feedback Loop Multichannel High-resolution Single-slope Analogue-to-digital Converter Process Voltage And Temperature Variations PVT Variations Ramp Generation Size 0.35 Mum Space Environments Space Vehicle Electronics
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-power time-based ADC with alternating time-residue amplification

4×, 3-level, blind ADC-based receiver

A 14b 250MSps Pipelined ADC with Digital Self-calibration in 0.18µm CMOS Process

1.2 V 10-bits 40 MS/s CMOS SAR ADC for low-power applications

Dual CDS scheme embedded in SAR-based ADCs for low-noise CMOS imagers without a PGA

Low-power TDC scheme using DLL-based gray counter for infrared imagers

Pipelined ADC based design of bandpass ΔΣ-ADC

Digital encoding calibrated unit used in 8 bit 1 GS/s folding and interpolating ADC

Ultra-low power comparator with dynamic offset cancellation for SAR ADC

Four-channel self-compensating single-slope ADC for space environments

Similar Documents

Low-power time-based ADC with alternating time-residue amplification

4×, 3-level, blind ADC-based receiver

A 14b 250MSps Pipelined ADC with Digital Self-calibration in 0.18µm CMOS Process

1.2 V 10-bits 40 MS/s CMOS SAR ADC for low-power applications

Dual CDS scheme embedded in SAR-based ADCs for low-noise CMOS imagers without a PGA

Low-power TDC scheme using DLL-based gray counter for infrared imagers

Pipelined ADC based design of bandpass ΔΣ-ADC

Digital encoding calibrated unit used in 8 bit 1 GS/s folding and interpolating ADC

Ultra-low power comparator with dynamic offset cancellation for SAR ADC

Four-channel self-compensating single-slope ADC for space environments