NDLI: Low-power TDC scheme using DLL-based gray counter for infrared imagers

Content Provider	IET Digital Library
Author	Liu, Dahe Lu, Wengao Yu, Shanzhe Chen, Zhongjian
Abstract	A low-power time-to-digital converter (TDC) scheme for column-level single-slope analogue-to-digital converters for infrared imager is presented. This scheme greatly improves the TDC's timing precision with a novel 3-bit fine gray counter, which makes use of multi-phase clocks from a delay-lock-loop. Aimed for 384 × 288 array size uncooled infrared imager with 17 μm pixel pitch, the TDC circuits have been developed and simulated employing 0.18 μm CMOS technology. Compared with conventional two-step TDC methods, this method saves more chip area and reduces the sampling power consumption by >50%, and also eliminates the coarse-fine inconsistency problem with a simulated ±0.1 least-significant-bit differential non-linearity performance.
Starting Page	922
Ending Page	924
Page Count	3
ISSN	00135194
Volume Number	53
e-ISSN	1350911X
Issue Number	Issue 14, Jul (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/53/14
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2017.0878
Journal	Electronics Letters
Publisher Date	2017-05-31
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	A/D And D/A Convertor Array Size Uncooled Infrared Imager Clocks CMOS Digital Integrated Circuit CMOS Integrated Circuit CMOS Technology Column-level Single-slope Analogue-to-digital Converter Delay Lock Loops Delay-lock-loop DLL-based Grey Counter Image Sonsor Infrared Imaging Low-power Scheme Multiphase Clocks Simulated Least-significant-bit Differential Nonlinearity Performance Size 0.18 Mum Time-digital Conversion Time-to-digital Converter Scheme Timing Precision Two-step TDC Method
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fast-locking digital DLL with a high resolution time-to-digital converter

All-digital PLL with ΔΣ DLL embedded TDC

Low-jitter DLL applied for two-segment TDC

Low-power time-based ADC with alternating time-residue amplification

Low-power column counter with a logical-shift algorithm for CMOS image sensors

Fractional-N multiplying delay-locked loop with delay-locked loop-based injection clock generation

Low-power, wide-range time-to-digital converter for all digital phase-locked loops

Two-stage ADC-based ROICs for 25 μm-pitch cryogenic infrared focal plane array

CMOS time-to-digital converters for mixed-mode signal processing

Low-power TDC scheme using DLL-based gray counter for infrared imagers

Similar Documents

A fast-locking digital DLL with a high resolution time-to-digital converter

All-digital PLL with ΔΣ DLL embedded TDC

Low-jitter DLL applied for two-segment TDC

Low-power time-based ADC with alternating time-residue amplification

Low-power column counter with a logical-shift algorithm for CMOS image sensors

Fractional-N multiplying delay-locked loop with delay-locked loop-based injection clock generation

Low-power, wide-range time-to-digital converter for all digital phase-locked loops

Two-stage ADC-based ROICs for 25 μm-pitch cryogenic infrared focal plane array

CMOS time-to-digital converters for mixed-mode signal processing

Low-power TDC scheme using DLL-based gray counter for infrared imagers