NDLI: Power-efficient pre-emphasis method for transmitters with LVDS drivers

Content Provider	IET Digital Library
Author	Wang, Yang Gai, Weixin
Abstract	A 65 nm CMOS 20 Gb/s transmitter with a low-voltage differential signalling (LVDS) driver is presented. A novel power-efficient pre-emphasis method that eliminates power wasting in conventional pre-emphasis is proposed. The input to the driver is pre-coded so that the pre-emphasis taps only inject current to the output nodes upon voltage level transition of the output signal. Current does not flow through the pre-emphasis taps when there is no transition. Simulation results show that the proposed pre-emphasis achieves the same output waveform and pre-emphasis capability as the conventional approach while consuming less power.
Starting Page	1811
Ending Page	1813
Page Count	3
ISSN	00135194
Volume Number	50
e-ISSN	1350911X
Issue Number	Issue 24, Nov (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/50/24
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.2553
Journal	Electronics Letters
Publisher Date	2014-11-13
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	CMOS Integrated Circuit CMOS Transmitter Digital Electronics Driver Circuit Electrical/electronic Equipment Energy Utilisation Low Power Electronics Low-voltage Differential Signalling Driver LVDS Driver Power Efficient Pre-emphasis Method Power Wasting Size 65 Nm Transmitter Voltage Level Transition
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

2 × 3.2 Gb/s single-ended IO transmitter with low-power dynamic FIR driver for the LPDDR4 standard

5 Gbit/s 2-tap low-swing voltage-mode transmitter with least segmented voltage-mode equalisation

2-tap pre-emphasis SST transmitter with skin effect loss equalisation in 65 nm CMOS technology

6.25 GHz, 1 mV input resolution auxiliary circuit assisted comparator in 65 nm CMOS process

Ultra-low power low-complexity 3–7.5 GHz IR-UWB transmitter with spectrum tunability

Low-voltage low-power LVDS drivers

Pre-emphasis transmitter (0.007 mm2, 8 Gbit/s, 0–14 dB) with improved data zero-crossing accuracy in 65 nm CMOS

Ultra-low voltage, power efficient continuous-time filters in 180 nm CMOS technology

Single-ended 2 ch. × 3.4 Gbit/s dual-mode near-ground transmitter IO driver in 45 nm CMOS process

Power-efficient pre-emphasis method for transmitters with LVDS drivers

Similar Documents

2 × 3.2 Gb/s single-ended IO transmitter with low-power dynamic FIR driver for the LPDDR4 standard

5 Gbit/s 2-tap low-swing voltage-mode transmitter with least segmented voltage-mode equalisation

2-tap pre-emphasis SST transmitter with skin effect loss equalisation in 65 nm CMOS technology

6.25 GHz, 1 mV input resolution auxiliary circuit assisted comparator in 65 nm CMOS process

Ultra-low power low-complexity 3–7.5 GHz IR-UWB transmitter with spectrum tunability

Low-voltage low-power LVDS drivers

Pre-emphasis transmitter (0.007 mm2, 8 Gbit/s, 0–14 dB) with improved data zero-crossing accuracy in 65 nm CMOS

Ultra-low voltage, power efficient continuous-time filters in 180 nm CMOS technology

Single-ended 2 ch. × 3.4 Gbit/s dual-mode near-ground transmitter IO driver in 45 nm CMOS process

Power-efficient pre-emphasis method for transmitters with LVDS drivers