NDLI: Wide-tuning range programmable threshold comparator using capacitive source-voltage shifting

Content Provider	IET Digital Library
Author	Martens, E. Hershberg, B. Craninckx, J.
Abstract	A comparator circuit with a built-in programmable threshold is proposed. The threshold is embedded by providing different initial source voltages to each of the input transistors. This source-voltage shifting is done by means of a tunable capacitance, which can synthesise a very wide range of initial voltages, even voltages beyond the supply. This results in a power-efficient comparator structure with a very wide programmable tuning range and low decision delay. The inherently small integrating capacitance of the structure allows for high speed operation even when using small device sizes, minimising input capacitance and maximising efficiency. A practical transistor-level implementation is simulated in a standard 16 nm CMOS technology on a 0.8 V supply, with a tuning range of at least ± 568 mV.
Starting Page	1417
Ending Page	1418
Page Count	2
ISSN	00135194
Volume Number	54
e-ISSN	1350911X
Issue Number	Issue 25, Dec (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/54/25
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2018.6121
Journal	Electronics Letters
Publisher Date	2018-11-02
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Capacitive Source-voltage Shifting CMOS Digital Integrated Circuit CMOS Integrated Circuit CMOS Technology Comparator Circuit Comparators (circuits) Digital Circuit Digital Circuit Design, Modelling And Testing Initial Source Voltage Input Transistors Integrated Circuit Design Layout Low Decision Delay Modelling And Testing Power-efficient Comparator Structure Programmable Circuit Programmable Threshold Semiconductor Integrated Circuit Design Size 16.0 Nm Source-voltage Shifting Transistor Circuit Transistor-level Implementation Tunable Capacitance Voltage 0.8 V Wide Programmable Tuning Range Wide-tuning Range Programmable Threshold Comparator
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-noise dynamic comparator circuit with selectable input-referred thermal noise voltage

Advanced layout techniques for high-speed analogue circuits in 28 nm HKMG CMOS process

Design optimisation procedure for digital mismatch compensation in latch comparators

Oscillator with tunable phase capability

40 Gbps 4-level pulse amplitude modulation closed-loop decision-feedback equaliser with high-speed comparator in 55 nm CMOS technology

Quantum voltage comparator for 0.07 µm cmos flash a/d converters.

On-chip dual-phase charge-transfer relaxation oscillator with comparator offset cancellation

A wide tuning range VCO using capacitive source degeneration

Third-order tunable-phase asymmetric cross-coupled oscillator

Wide-tuning range programmable threshold comparator using capacitive source-voltage shifting

Similar Documents

Low-noise dynamic comparator circuit with selectable input-referred thermal noise voltage

Advanced layout techniques for high-speed analogue circuits in 28 nm HKMG CMOS process

Design optimisation procedure for digital mismatch compensation in latch comparators

Oscillator with tunable phase capability

40 Gbps 4-level pulse amplitude modulation closed-loop decision-feedback equaliser with high-speed comparator in 55 nm CMOS technology

Quantum voltage comparator for 0.07 µm cmos flash a/d converters.

On-chip dual-phase charge-transfer relaxation oscillator with comparator offset cancellation

A wide tuning range VCO using capacitive source degeneration

Third-order tunable-phase asymmetric cross-coupled oscillator

Wide-tuning range programmable threshold comparator using capacitive source-voltage shifting