Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IET Digital Library |
|---|---|
| Author | Sun, Junwei Yao, Lina Zhang, Xuncai Wang, Yanfeng Cui, Guangzhao |
| Abstract | To qualify as a memristor, the pinched hysteresis loop of a dynamical system corresponding to a sinusoidal excitation signal must be pinched at the origin, for any amplitude, and for any frequency, as well as for any initial condition of the state variable. The above conditions can be checked by the simulations which should be repeated as many times as possible. However, the times of simulation are limited, the finite results drawn through the simulation are not necessarily reliable. To increase the reliability of the judgment, a generalised mathematical model of memristor is designed in the study, which confirms three fingerprints of memristor. HP memristor, piecewise-linear memristor, memristor with square non-linearity and memristor with cubic non-linearity are included as generalised memristor model special cases. The generalised mathematical model of memristor is applied to distinguish memristor from three mathematical model examples. A generalised mathematical model of memristor is a necessary, but not a sufficient condition for judging whether the dynamical system is or not a memristor, which may save us a lot of time and energy. |
| Starting Page | 244 |
| Ending Page | 249 |
| Page Count | 6 |
| ISSN | 1751858X |
| Volume Number | 10 |
| e-ISSN | 17518598 |
| Issue Number | Issue 3, May (2016) |
| Alternate Webpage(s) | https://digital-library.theiet.org/content/journals/iet-cds/10/3 |
| Alternate Webpage(s) | https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2014.0381 |
| Journal | IET Circuits, Devices & Systems |
| Publisher Date | 2016-05-01 |
| Access Restriction | Open |
| Rights Holder | © The Institution of Engineering and Technology |
| Subject Keyword | Cubic Nonlinearity Memristor Generalised Mathematical Model HP Memristor Hysteresis Memristor Fingerprint Memristors Piecewise-linear Memristor Pinched Hysteresis Loop Resistor Sinusoidal Excitation Signal Square Nonlinearity Memristor State Variable |
| Content Type | Text |
| Resource Type | Article |
| Subject | Control and Systems Engineering Electrical and Electronic Engineering |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|