NDLI: Smart cache: A self adaptive cache architecture for energy efficiency

Content Provider	IEEE Xplore Digital Library
Author	Sundararajan, K.T. Jones, T.M. Topham, N.
Copyright Year	2011
Description	Author affiliation: School of Informatics, University of Edinburgh (Sundararajan, K.T.; Topham, N.) \|\| Computer Laboratory, University of Cambridge (Jones, T.M.)
Abstract	The demand for low-power embedded systems requires designers to tune processor parameters to avoid excessive energy wastage. Tuning on a per-application or per-application-phase basis allows a greater saving in energy consumption without a noticeable degradation in performance. On-chip caches often consume a significant fraction of the total energy budget and are therefore prime candidates for adaptation. Fixed-configuration caches must be designed to deliver low average memory access times across a wide range of potential applications. However, this can lead to excessive energy consumption for applications that do not require the full capacity or associativity of the cache at all times. Furthermore, in systems where the clock period is constrained by the access times of level-1 caches, the clock frequency for all applications is effectively limited by the cache requirements of the most demanding phase within the most demanding application. This results in both performance and energy efficiency that represents the lowest common denominator across the applications. In this paper we present a Set and way Management cache Architecture for Run-Time reconfiguration (Smart cache), a cache architecture that allows reconfiguration in both its size and associativity. Results show the energy-delay of the Smart cache is on average 14% better than state-of-the-art cache reconfiguration architectures. We then leverage the flexibility provided by our cache to dynamically reconfigure the hierarchy as a program runs. We develop a decision tree based machine learning model to control the adaptation and automatically reconfigure the cache to the best configuration. Results show an average reduction in energy-delay product of 17% in the data cache (just 1% away from an oracle result) and 34% in the level-2 cache (just 5% away from an oracle), with an overall performance degradation of less than 2% compared with a baseline statically-configured cache.
Starting Page	41
Ending Page	50
File Size	1855452
Page Count	10
File Format	PDF
ISBN	9781457708022
e-ISBN	9781457708015
DOI	10.1109/SAMOS.2011.6045443
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-18
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Training Energy consumption Computer architecture Benchmark testing Educational institutions Decision trees Monitoring
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A flexible insertion policy for dynamic cache resizing mechanisms

Decoupled Cache Segmentation: Mutable Policy with Automated Bypass

Work in progress: Smart home energy (SHE)

N.P.: Smart cache: A self adaptive cache architecture for energy efficiency

Smart cache: a self adaptive cache architecture for energy efficiency.

A comparison of energy efficiency metrics for school buildings

GA-based architecture exploration method for low energy VLIW data-path model

Edinburgh Research Explorer Smart Cache: A Self Adaptive Cache Architecture for Energy

A cache architecture

Smart cache: A self adaptive cache architecture for energy efficiency

Similar Documents

A flexible insertion policy for dynamic cache resizing mechanisms

Decoupled Cache Segmentation: Mutable Policy with Automated Bypass

Work in progress: Smart home energy (SHE)

N.P.: Smart cache: A self adaptive cache architecture for energy efficiency

Smart cache: a self adaptive cache architecture for energy efficiency.

A comparison of energy efficiency metrics for school buildings

GA-based architecture exploration method for low energy VLIW data-path model

Edinburgh Research Explorer Smart Cache: A Self Adaptive Cache Architecture for Energy

A cache architecture

Smart cache: A self adaptive cache architecture for energy efficiency