NDLI: Development of molecular logic array and memory device

Content Provider	IEEE Xplore Digital Library
Author	Hyoyoung Lee Gyeong Sook Bang Nak-Jin Choi Junghyun Lee Kang-Ho Park
Copyright Year	2006
Description	Author affiliation: Convergence Technol. Res. Div., Daejeon (Hyoyoung Lee)
Abstract	For the realization of high density logic and memory device in nanotechnology field, many researchers have applied functional organic rectifying molecules for molecular logic gate and switching molecules for molecular memory device by using self-assembled monolayers (SAMs). We have been worked on a development of 3 x 3 molecular AND/OR logic gates. To implement the molecular logic gates, we synthesized rectifying molecules having high rectification ratio and fabricated 3 x 3 array device with 9 nano-pores whose diameter is about 100 nm. Finally, we can successfully implement the AND/OR logic gates. In addition, we have worked on a fabrication of molecular memory device. To implement single organic monolayer device in the vertical structure of metal-molecule-metal electrode, it is required to solve fundamental problems, that is, an electrical short. A yield of the molecular device using self assembled single monolayer, is less than 5 % even in nano-pore device. For the realization of molecular memory device using single monolayer, we introduce new way by using organic conducting electrode. The yield of the newly developed molecular device is 50-60%, which is improved over 10 times. Furthermore, we like to report a device fabrication by using a nano-imprinting lithography technique.
Starting Page	150
Ending Page	151
File Size	399905
Page Count	2
File Format	PDF
ISBN	9781424405404
DOI	10.1109/NMDC.2006.4388723
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-22
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	memory nanoimprint assembled monolayer nanopore Fabrication Electrodes Self-assembly Magnetic confinement Voltage Molecular electronic Logic gates self Nanoscale devices Logic arrays Logic devices Nanotechnology logic gate
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Self-assembled monolayer molecular devices

Computing with nanoscale memory: Model and architecture

Molecular-scale transistors based on self-assembled monolayers

Deterministic addressing of nanoscale devices assembled at sublithographic pitches

A Scalable Memory-Based Reconfigurable Computing Framework for Nanoscale Crossbar

Yield modeling and assessment for nanocrossbar systems

Length-dependent electronic transport through alkane-dithiol self-assembled monolayer junctions

Nanomagnetic logic devices fabrication using nanoimprint lithography

Design of a mask-programmable memory/multiplier array using G4-FET technology

Development of molecular logic array and memory device

Similar Documents

Self-assembled monolayer molecular devices

Computing with nanoscale memory: Model and architecture

Molecular-scale transistors based on self-assembled monolayers

Deterministic addressing of nanoscale devices assembled at sublithographic pitches

A Scalable Memory-Based Reconfigurable Computing Framework for Nanoscale Crossbar

Yield modeling and assessment for nanocrossbar systems

Length-dependent electronic transport through alkane-dithiol self-assembled monolayer junctions

Nanomagnetic logic devices fabrication using nanoimprint lithography

Design of a mask-programmable memory/multiplier array using G4-FET technology

Development of molecular logic array and memory device