NDLI: Challenges and promises of nano and bio communication networks

Content Provider	IEEE Xplore Digital Library
Author	Teuscher, C. Grecu, C. Ting Lu Weiss, R.
Copyright Year	2011
Description	Author affiliation: CSAIL, MIT, Cambridge, MA, USA (Grecu, C.; Weiss, R.) \|\| Wyss Institute for Biologically Inspired Engineering, Harvard University, Boston, MA, USA (Ting Lu) \|\| Department of Electrical and Computer Engineering, Portland State University, OR, USA (Teuscher, C.)
Abstract	In recent years, the importance of interconnects on top-down engineered lithography-based electronic chips has outrun the importance of transistors as a dominant factor of performance. The major challenges in traditional chips are related to delays of non-scalable global interconnects and reliability in general, which leads to the observation that simple scaling will no longer satisfy performance requirements as feature sizes continue to shrink. In addition, the advent of massive-scale multicore architectures, novel silicon and non-silicon manufacturing techniques (such as self-assembly), and an increasing interest in biological components for computing force us to rethink, re-evaluate, and re-design the communication infrastructure and the communication paradigms in the era of nano- and biotechnology. In this paper we present three showcase applications at the forefront of research of bio and nano communication networks. We focus on (1) the signaling and reliability in synthetic bio-circuits, (2) the pattern formation in distributed synthetic bio-networks, and on unstructured nanowire NOC (3). We provide an interdisciplinary and holistic view of such novel communication systems and highlight future challenges and promises.
Starting Page	247
Ending Page	254
File Size	522944
Page Count	8
File Format	PDF
ISBN	9781450307208
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Proteins Pattern formation DNA small-world reliability networks-on-chip transcription network Nanobioscience Circuit faults pattern formation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Challenges and promises of nano and bio communication networks

Networks-on-Chip: Challenges, trends and mechanisms for enhancements

An Improved Router Design for Reliable On-Chip Networks

Fault-tolerant routing for on-chip network without using virtual channels

Programmable Routing Tables for Degradable Torus-Based Networks on Chips

Reliable on-chip network design using an agent-based management method

Fault-tolerant Routing Approach for Reconfigurable Networks-on-Chip

On the modeling of a nano communication network using spiking neural architecture

Self-calibrating networks-on-chip

Challenges and promises of nano and bio communication networks

Similar Documents

Challenges and promises of nano and bio communication networks

Networks-on-Chip: Challenges, trends and mechanisms for enhancements

An Improved Router Design for Reliable On-Chip Networks

Fault-tolerant routing for on-chip network without using virtual channels

Programmable Routing Tables for Degradable Torus-Based Networks on Chips

Reliable on-chip network design using an agent-based management method

Fault-tolerant Routing Approach for Reconfigurable Networks-on-Chip

On the modeling of a nano communication network using spiking neural architecture

Self-calibrating networks-on-chip

Challenges and promises of nano and bio communication networks