NDLI: Investigation of two-point modulation to increase the GFSK data rate of PLL-based wireless transceivers of wireless sensor nodes

Content Provider	IEEE Xplore Digital Library
Author	Unterassinger, H. Pribyl, W. Flatscher, M. Gschier, T.
Copyright Year	2013
Description	Author affiliation: Design Center Graz, Infineon Technol. Austria AG, Graz, Austria (Flatscher, M.; Gschier, T.) \|\| Inst. of Electron., Graz Univ. of Technol., Graz, Austria (Unterassinger, H.; Pribyl, W.)
Abstract	Gaussian Frequency-shift-keying (GFSK) is a widely used modulation scheme in state-of-the-art wireless transceivers. Most often a phase-locked-loop (PLL) is utilized for carrier generation and GFSK modulation. Using this architecture the maximum applicable data rate is limited by the PLL's bandwidth. This paper investigates the possibility of using two-point modulation in order to be able to choose the GFSK data rate independently of the bandwidth. The most important aspect of two-point modulation is the mismatch of the gain of the two modulation paths. Two methods which allow close gain matching are presented in this work. Time-domain simulations using Verilog-A models of the analog and RTL models of the digital building blocks of a wireless transceiver have been carried out and confirm the capability of extending its GFSK data rate to 1Mbps while using a PLL closed-loop bandwidth of 44.5 kHz.
Starting Page	89
Ending Page	92
File Size	1061064
Page Count	4
File Format	PDF
ISBN	9781467345804
e-ISBN	9781467345811
DOI	10.1109/PRIME.2013.6603109
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-06-24
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency modulation Voltage-controlled oscillators Bandwidth Transceivers Calibration Phase locked loops
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Two on-chip bandwidth calibration methods for phase-locked loops used in wireless transceiver applications

A Sub-10mW 2Mbps BFSK Transceiver at 1.35 to 1.75GHz

A novel low power low phase-noise PLL architecture for wireless transceivers

A fully-integrated Bluetooth synthesizer using digital pre-distortion for PLL-based GFSK modulation

All digital modulation bandwidth extension technique for narrow bandwidth analog fractional-N PLL

A wide range adaptive bandwidth PLL with digital calibration

A low power monolithic subsampled phase-locked loop architecture for wireless transceivers

Design of automatic frequency calibration Used in the PLL frequency synthesizer for 2.4GHz WSN

Low-noise fractional-N PLL design with mixed-mode triple-input LC VCO in 65nm CMOS

Investigation of two-point modulation to increase the GFSK data rate of PLL-based wireless transceivers of wireless sensor nodes

Similar Documents

Two on-chip bandwidth calibration methods for phase-locked loops used in wireless transceiver applications

A Sub-10mW 2Mbps BFSK Transceiver at 1.35 to 1.75GHz

A novel low power low phase-noise PLL architecture for wireless transceivers

A fully-integrated Bluetooth synthesizer using digital pre-distortion for PLL-based GFSK modulation

All digital modulation bandwidth extension technique for narrow bandwidth analog fractional-N PLL

A wide range adaptive bandwidth PLL with digital calibration

A low power monolithic subsampled phase-locked loop architecture for wireless transceivers

Design of automatic frequency calibration Used in the PLL frequency synthesizer for 2.4GHz WSN

Low-noise fractional-N PLL design with mixed-mode triple-input LC VCO in 65nm CMOS

Investigation of two-point modulation to increase the GFSK data rate of PLL-based wireless transceivers of wireless sensor nodes