NDLI: Two on-chip bandwidth calibration methods for phase-locked loops used in wireless transceiver applications

Content Provider	IEEE Xplore Digital Library
Author	Unterassinger, H. Flatscher, M. Gschier, T. Jongsma, J. Pribyl, W.
Copyright Year	2013
Description	Author affiliation: Dev. Center Graz, Infineon Technol. Austria AG, Graz, Austria (Flatscher, M.; Gschier, T.; Jongsma, J.) \|\| Inst. of Electron., Graz Univ. of Technol., Graz, Austria (Unterassinger, H.; Pribyl, W.)
Abstract	Phase-locked loops (PLL) are essential building blocks in wireless transceivers. Concerning data transmission and reception the performance of the PLL is crucial for the overall performance of the whole system. The transmitter architecture of the presented system does not use mixers but the PLL itself for FSK modulation. Therefore especially the bandwidth of the PLL influences performance parameters. As the PLL bandwidth is subject to significant variations due to process, temperature and supply voltage, bandwidth calibration is an important measure to ensure the PLL performance specifications. This paper presents two methods which use building blocks of an existing transceiver to calibrate the PLL bandwidth. Both methods use existing features of the transceiver architecture and therefore require only minimal adjustments and in principal no additional building blocks in order to accomplish bandwidth calibration. The first method uses an ADC to measure the PLL Loop Filter Voltage and the second employs the receiver to observe the frequency and phase of the PLL output signal. The proposed methods have been verified by measurements using a test chip implemented in a low-cost Infineon 130 nm CMOS process and an FPGA board. The variation of the PLL bandwidth after calibration is lower than ±10% compared to more than ±60% for an uncalibrated PLL. The time needed for calibration lies between 32 μs and 200 μs.
Starting Page	1837
Ending Page	1843
File Size	1169212
Page Count	7
File Format	PDF
ISBN	9781467322300
e-ISBN	9781467322324
DOI	10.1109/EUROCON.2013.6625226
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-01
Publisher Place	Croatia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Bandwidth Frequency shift keying Frequency measurement Calibration Voltage measurement Transceivers transceivers Fractional-N PLL bandwidth-calibration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fractional-order phase-locked loop

Investigation of two-point modulation to increase the GFSK data rate of PLL-based wireless transceivers of wireless sensor nodes

All digital modulation bandwidth extension technique for narrow bandwidth analog fractional-N PLL

An ultra-low power, low-cost, multi-standard transceiver

High speed frequency synthesizer based on PLL

A 3.5GHz integer-N PLL with dual on-chip loop filters and VCO tune ports for fast low-IF/zero-IF LO switching in an 802.11 transceiver

Tunable loop filter in fractional-N frequency synthesizer for wireless applications

A ΔΣ fractional-N PLL with fast Auto-Frequency Calibration for CMMB tuners

A fractional-n PLL frequency synthesizer design

Two on-chip bandwidth calibration methods for phase-locked loops used in wireless transceiver applications

Similar Documents

Fractional-order phase-locked loop

Investigation of two-point modulation to increase the GFSK data rate of PLL-based wireless transceivers of wireless sensor nodes

All digital modulation bandwidth extension technique for narrow bandwidth analog fractional-N PLL

An ultra-low power, low-cost, multi-standard transceiver

High speed frequency synthesizer based on PLL

A 3.5GHz integer-N PLL with dual on-chip loop filters and VCO tune ports for fast low-IF/zero-IF LO switching in an 802.11 transceiver

Tunable loop filter in fractional-N frequency synthesizer for wireless applications

A ΔΣ fractional-N PLL with fast Auto-Frequency Calibration for CMMB tuners

A fractional-n PLL frequency synthesizer design

Two on-chip bandwidth calibration methods for phase-locked loops used in wireless transceiver applications