NDLI: An automatic calibration circuit for 12-bits single-ramp A-to-D converter in LHC environments

Content Provider	IEEE Xplore Digital Library
Author	Vergine, T. De Matteis, M. Rota, L. Marchioro, A. Baschirotto, A.
Copyright Year	2013
Description	Author affiliation: Univ. of Milano Bicocca, Milan, Italy (Vergine, T.; De Matteis, M.; Rota, L.; Baschirotto, A.) \|\| CERN, Geneva, Switzerland (Marchioro, A.)
Abstract	A calibration circuit for single-ramp A-to-D converters is presented here. The calibration circuit allows to automatically compensate the process/mismatch and radiation effects on the A-to-D converter, improving performance and Equivalent Number of Bits. In particular, the calibration circuit is able to automatically align the ramp signal reference used for the conversion in single slope architectures A-to-D architectures, compensating slope deviations due to technological/electrical reasons. Moreover, the calibration circuit shares the same analog circuits of the A-to-D converter, requiring only a small additional power budget and logic for the implementation. The calibration circuit has been validated, testing the overall A-to-D converter after the calibration. A 12 steps binary search is required to calibrate the A-to-D converter (about 2.5ms). This calibration circuit is able to guarantee an 11bits accuracy, in the worst case simulation corner. The technology used is a 65 nm CMOS. The clock frequency has been set to 20 MHz and the power consumption is about 400 μW.
Starting Page	45
Ending Page	48
File Size	667741
Page Count	4
File Format	PDF
ISBN	9781467345804
e-ISBN	9781467345811
DOI	10.1109/PRIME.2013.6603108
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-06-24
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Large Hadron Collider Successive Approximations Register Capacitors A-to-D Calibration Radiation Hardness Quantization (signal) Low-Power High-Energy-Physics instrumentation Automatic Calibration CMOS integrated circuits Mirrors Arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 32-channel 12-bits single slope A-to-D converter for LHC environment

An energy-efficient successive approximation register analog to digital converter in 180nm

A 0.45mW 12b 12.5MS/s SAR ADC with digital calibration

A 32-channel 12-bits 65nm Wilkinson ADC for CMS central tracker

A successive approximation A/D converter with 16 bit 200 kS/s in 0.6 /spl mu/m CMOS using self calibration and low power techniques

A 12 b 10 MHz 250 mW CMOS A/D converter

Analog Circuit Implementation on CMOS Semi-Custom Arrays

A $0.004mm^{2}$ single-channel 6-bit 1.25GS/s SAR ADC in 40nm CMOS

A 16-bit 1MS/s 44mW successive approximation register analog-to-digital converter achieving signal-to-noise-and-distortion-ratio of 94.3dB

An automatic calibration circuit for 12-bits single-ramp A-to-D converter in LHC environments

Similar Documents

A 32-channel 12-bits single slope A-to-D converter for LHC environment

An energy-efficient successive approximation register analog to digital converter in 180nm

A 0.45mW 12b 12.5MS/s SAR ADC with digital calibration

A 32-channel 12-bits 65nm Wilkinson ADC for CMS central tracker

A successive approximation A/D converter with 16 bit 200 kS/s in 0.6 /spl mu/m CMOS using self calibration and low power techniques

A 12 b 10 MHz 250 mW CMOS A/D converter

Analog Circuit Implementation on CMOS Semi-Custom Arrays

A $0.004mm^{2}$ single-channel 6-bit 1.25GS/s SAR ADC in 40nm CMOS

A 16-bit 1MS/s 44mW successive approximation register analog-to-digital converter achieving signal-to-noise-and-distortion-ratio of 94.3dB

An automatic calibration circuit for 12-bits single-ramp A-to-D converter in LHC environments