NDLI: A design workflow for dynamically reconfigurable multi-FPGA systems

Content Provider	IEEE Xplore Digital Library
Author	Panella, A. Santambrogio, M.D. Redaelli, F. Cancare, F. Sciuto, D.
Copyright Year	2010
Description	Author affiliation: Dipartimento di Elettronica e Informazione (DEI) - Politecnico di Milano, Italy (Santambrogio, M.D.; Redaelli, F.; Cancare, F.; Sciuto, D.) \|\| Computer Science Department - University of Illinois at Chicago, USA (Panella, A.)
Abstract	Multi-FPGA systems (MFS's) represent a promising technology for various applications, such as the implementation of supercomputers and parallel and computational intensive emulation systems. On the other hand, dynamic reconfigurability expands the possibilities of traditional FPGAs by providing them the capability of adapting their functionality while still running to cope with runtime environment changes. These two research directions are merged together in this work, that describes a methodology for designing dynamic reconfigurable MFS's. In this paper a novel MFS design flow has been described, which makes use of blocks reuse through dynamic reconfigurability to make the implementation of large systems feasible even on multi-FPGA architectures with strict physical constraints. Functional to this goal is the development of an algorithm for the extraction of the isomorphic structures of a circuit that extensively exploits the hierarchy of the design.
Starting Page	414
Ending Page	419
File Size	439518
Page Count	6
File Format	PDF
ISBN	9781424464692
e-ISBN	9781424464715
DOI	10.1109/VLSISOC.2010.5642697
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-27
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Layout Clustering algorithms Integrated circuit interconnections Computer architecture Partitioning algorithms Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Architecture driven partitioning

Scalability Evaluation of a Hybrid Routing Architecture for Multi-FPGA Systems

Architecture driven circuit partitioning

Power optimal partitioning for dynamically reconfigurable FPGA

Reconfigurable DSP block design for dynamically reconfigurable architecture

Mapper design for an SOI-based FPGA

A novel scheduling algorithm for dynamically reconfigurable computing systems

A routability and performance driven technology mapping algorithm for LUT based FPGA designs

LFF algorithm for heterogeneous FPGA floorplanning

A design workflow for dynamically reconfigurable multi-FPGA systems

Similar Documents

Architecture driven partitioning

Scalability Evaluation of a Hybrid Routing Architecture for Multi-FPGA Systems

Architecture driven circuit partitioning

Power optimal partitioning for dynamically reconfigurable FPGA

Reconfigurable DSP block design for dynamically reconfigurable architecture

Mapper design for an SOI-based FPGA

A novel scheduling algorithm for dynamically reconfigurable computing systems

A routability and performance driven technology mapping algorithm for LUT based FPGA designs

LFF algorithm for heterogeneous FPGA floorplanning

A design workflow for dynamically reconfigurable multi-FPGA systems